Patent US3775262A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3775262A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of making insulated gate field effect transistor

Assignee: NCR Voyix Corp
•
Filing: 1972-02-09
•
Granted: 1973-11-27
•
Expires: 1992-02-09
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The present invention relates to an insulated gate field effect transistor and method of making same. An aluminum film is evaporated on a silicon wafer. Portions of the aluminum film are masked. The unmasked portions are anodized. The unanodized portions are removed leaving the anodized insulative portions thereon. Dopant atoms are diffused into areas of the silicon wafer which are not covered by the anodized insulative layer. The anodized insulative layer acts as a diffusion mask, to form source and drain regions in the silicon wafer, and to thus delineate a gate insulator layer between the source and drain regions by the act of diffusion. A second aluminum film is evaporated over the silicon wafer. The portions of the areas of the second aluminum film over the source and drain regions, and the area of the second aluminum film over the aligned gate insulator layer are masked. The unmasked portions of the second aluminum film are anodized to delineate an aligned gate electrode over the aligned gate insulator layer and to delineate source and drain electrodes in contact with the source and drain regions. An insulated gate field effect transistor is thus formed.

Inventors

  • 👤 N Heyerdahl

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-26 21:49
CPC Classifications
H; H10; H10D; H10D99/00; H10P; H10P14/00; H10P14/60; H10P14/63; H10P14/6302; H10P14/6324; H10P14/69; H10P14/692; H10P14/6938; H10P14/6939; H10P14/69391; Y; Y10; Y10S; Y10S148/00; Y10S148/049; Y10S148/053; Y10S148/106; Y10S148/118

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 13 words
The method of claim 10 wherein the metal film is an aluminum film.
Claim 2
Dependent Claim 23 words
The method of claim 2 wherein the aluminum film iS anodized in situ in an anodizing solution containing oxalic acid and propylene glycol.
Claim 3
Dependent Claim 14 words
The method of claim 10 wherein the anodization mask is a photoresist anodization mask.
Claim 4
Independent Claim 222 words
A method of forming an aligned gate electrode of a metal-oxide-semiconductor field effect transistor, in a first conductivity semiconductor substrate comprising: a. diffusing selected second conductivity producing dopant atoms through an electrically insulative diffusion mask into selected areas of said first conductivity semi-conductor substrate to form second conductivity source and drain regions in selected areas of said first conductivity semiconductor substrate, with a portion of said electrically insulative diffusion mask which is between said source and drain electrodes being an aligned electrically insulative gate insulator layer; b. forming a metal film upon the masked first conductivity semiconductor substrate, said metal film thus being in contact with said second conductivity source and drain regions and said aligned electrically insulative gate insulator layer; c. masking selected areas of said metal film with an anodization mask, at least two of which selected areas are over the central portions of said second conductivity source and drain regions, and at least one of which selected area of said metal film is above said aligned electrically insulative gate insulator layer; and d. anodizing the selectively masked metal film in situ to delineate a metal source electrode connected to said second conductivity source region, a metal drain electrode connected to said second conductivity drain region and an aligned metal gate electrode above the aligned electrically insulative gate insulator layer.
Claim 5
Independent Claim 352 words
A method of making an improved metal-oxide-semiconductor field effect transistor having an aligned gate electrode in a first conductivity semiconductor substrate, comprising: a. forming a first aluminum film on said first conductivity semiconductor substrate; b. masking with an anodization mask selected areas of said first aluminum film including at least two selected areas, in which second conductivity source and drain regions of metal-oxide semiconductor field effect transistors are to be formed in said first conductivity semiconductor substrate; c. anodizing the selectively masked first aluminum film, which first aluminum film is on said first conductivity semiconductor substrate, into electrically insulative aluminum oxide; d. removing said mask from the unanodized portions of the first aluminum film; e. etching away the unanodized aluminum areas from said first conductivity semiconductor substrate to leave an aluminum oxide diffusion mask on said first conductivity semiconductor substrate; f. diffusing selected second conductivity producing dopant atoms through the aluminum oxide diffusion mask into said first conductivity semiconductor substrate, to form second conductivity source and drain regions in said first conductivity semiconductor substrate and to delineate an aligned aluminum oxide gate insulator layer between said source and drain regions; g. forming a second aluminum film upon said second conductivity semiconductor substrate, said second aluminum film also being in contact with said aluminum oxide diffusion mask, with said second conductivity source and drain regions, and in contact with said aluminum oxide gate insulator layer; h. masking selected areas of said second aluminum film, with an anodization mask including at least selected areas over central portions of said second conductivity source and drain regions, and also above said aluminum oxide gate insulator layer between said second conductivity source and drain regions; and i. anodizing the selectively masked second aluminum film to delineate an aluminum source electrode connected to said second conductivity source region, an aluminum drain electrode connected to said second conductivity drain region and an aligned aluminum gate electrode upon Said aligned aluminum oxide gate insulator layer, said aligned aluminum gate electrode being precisely aligned between the second conductivity source and drain regions, to thus form an improved metal-oxide-semiconductor field effect transistor.

References Cited (Backward Citations)

US3351825A Cited
US3642545A Cited
US3634203A Cited
US3690966A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1976-11-26 1977-05-28 1977-11-27 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1980-11-26 1981-05-28 1981-11-27 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1984-11-26 1985-05-28 1985-11-27 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag