Patent US3715802A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3715802A Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor apparatus and method for manufacturing the same

Assignee: Toshiba Corp
•
Filing: 1970-06-25
•
Granted: 1973-02-13
•
Expires: 1990-06-25
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A semiconductor apparatus comprising a first and a second electrode substrate arranged substantially in parallel to each other, a semiconductor element containing a plurality of electrode members located between and opposite to the first and second electrode substrates, a layer of organic adhesive material inserted between the first and second electrode substrates for their integral bonding, and a means for connecting the first and second electrode substrates with the aforesaid plurality of electrode members mechanically as well as electrically.

Inventors

  • 👤 M Suenaga
  • 👤 T Nakai
  • 👤 T Kobayashi
  • 👤 T Dengo
  • 👤 T Machii
  • 👤 T Sawano

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-31 12:03
CPC Classifications
H; H10; H10W; H10W74/00; H10W74/10; H10W74/111; H10W74/114; H02; H02K; H02K11/00; H02K11/04; H02K11/049; H02K11/05; H10D; H10D99/00; H10P; H10P54/00; H10W72/00; H10W74/01; H10W74/131; H10W76/00; H10W76/10; H10W76/12; H10W76/13; H10W76/138; H10W90/00

Claims Analysis

Total Claims: 10
Claim 1
Independent Claim 278 words
In a method for manufacturing a semiconductor apparatus comprising the steps of: taking two electrode substrate plate members and subjecting at least a part of said plate members, excepting that part which is to contact electrodes of a semiconductor element, to a surface treatment in order to increase the adhesion of adhesive applied thereto; arranging said two plate members substantially in parallel while positioning a plurality of laminated electrically insulating layer members between said plate members so that said layer members will be mounted to each other and to the plate members by adhesive preimpregnated in said insulating layer members, at least one of said plate and layer members having recesses formed therein for receiving semiconductor elements, and, meanwhile, juxtapositioning semiconductor elements having at least two electrodes with regard to said recesses so that said semiconductor element electrodes shall contact said non-treated parts of said plate members while being sealed between said plate and layer members in said recesses when said plate and layer members are pressed together, and, pressing said plate and layer members together to form a unitary structure; the improvement therein, wherein at least one of said layer member defines an envelope having a lower fin section for holding the semiconductor element at a prescribed position, and including the additional steps of superposing on said defined envelope another laminated electrode substrate containing a conductive plate provided with grooves to define conductive passageways, sealing by heat and pressure the semiconductor elements between one of said plate members superposed on said envelope and said other laminated electrode substrate, and, electrically connecting said other laminated electrode substrate and said plate member to the electrodes of the semiconductor elements.
Claim 2
Dependent Claim 278 words
In a method for manufacturing a semiconductor apparatus comprising the steps of: taking two electrode substrate plate members and subjecting at least a part of said plate members, excepting that part which is to contact electrodes of a semiconductor element, to a surface treatment in order to increase the adhesion of adhesive applied thereto; arranging said two plate members substantially in parallel while positioning a plurality of laminated electrically insulating layer members between said plate members so that said layer members will be mounted to each other and to the plate members by adhesive preimpregnated in said insulating layer members, at least one of said plate and layer members having recesses formed therein for receiving semiconductor elements, and, meanwhile, juxtapositioning semiconductor elements having at least two electrodes with regard to said recesses so that said semiconductor element electrodes shall contact said non-treated parts of said plate members while being sealed between said plate and layer members in said recesses when said plate and layer members are pressed together, and, pressing said plate and layer members together to form a unitary structure; the improvement therein, wherein at least one of said layer member defines an envelope having a lower fin section for holding the semiconductor element at a prescribed position, and including the additional steps of superposing on said defined envelope another laminated electrode substrate containing a conductive plate provided with grooves to define conductive passageways, sealing by heat and pressure the semiconductor elements between one of said plate members superposed on said envelope and said other laminated electrode substrate, and, electrically connecting said other laminated electrode substrate and said plate member to the electrodes of the semiconductor elements.
Claim 3
Dependent Claim 278 words
In a method for manufacturing a semiconductor apparatus comprising the steps of: taking two electrode substrate plate members and subjecting at least a part of said plate members, excepting that part which is to contact electrodes of a semiconductor element, to a surface treatment in order to increase the adhesion of adhesive applied thereto; arranging said two plate members substantially in parallel while positioning a plurality of laminated electrically insulating layer members between said plate members so that said layer members will be mounted to each other and to the plate members by adhesive preimpregnated in said insulating layer members, at least one of said plate and layer members having recesses formed therein for receiving semiconductor elements, and, meanwhile, juxtapositioning semiconductor elements having at least two electrodes with regard to said recesses so that said semiconductor element electrodes shall contact said non-treated parts of said plate members while being sealed between said plate and layer members in said recesses when said plate and layer members are pressed together, and, pressing said plate and layer members together to form a unitary structure; the improvement therein, wherein at least one of said layer member defines an envelope having a lower fin section for holding the semiconductor element at a prescribed position, and including the additional steps of superposing on said defined envelope another laminated electrode substrate containing a conductive plate provided with grooves to define conductive passageways, sealing by heat and pressure the semiconductor elements between one of said plate members superposed on said envelope and said other laminated electrode substrate, and, electrically connecting said other laminated electrode substrate and said plate member to the electrodes of the semiconductor elements.
Claim 4
Dependent Claim 278 words
In a method for manufacturing a semiconductor apparatus comprising the steps of: taking two electrode substrate plate members and subjecting at least a part of said plate members, excepting that part which is to contact electrodes of a semiconductor element, to a surface treatment in order to increase the adhesion of adhesive applied thereto; arranging said two plate members substantially in parallel while positioning a plurality of laminated electrically insulating layer members between said plate members so that said layer members will be mounted to each other and to the plate members by adhesive preimpregnated in said insulating layer members, at least one of said plate and layer members having recesses formed therein for receiving semiconductor elements, and, meanwhile, juxtapositioning semiconductor elements having at least two electrodes with regard to said recesses so that said semiconductor element electrodes shall contact said non-treated parts of said plate members while being sealed between said plate and layer members in said recesses when said plate and layer members are pressed together, and, pressing said plate and layer members together to form a unitary structure; the improvement therein, wherein at least one of said layer member defines an envelope having a lower fin section for holding the semiconductor element at a prescribed position, and including the additional steps of superposing on said defined envelope another laminated electrode substrate containing a conductive plate provided with grooves to define conductive passageways, sealing by heat and pressure the semiconductor elements between one of said plate members superposed on said envelope and said other laminated electrode substrate, and, electrically connecting said other laminated electrode substrate and said plate member to the electrodes of the semiconductor elements.
Claim 5
Dependent Claim 26 words
A method as claimed in claim 1, wherein a recess is formed in said plate member, one of the electrodes of said semiconductor being brazed thereto.
Claim 6
Dependent Claim 145 words
A method as claimed in claim 1, wherein one of said plate members includes first and second electrically insulated conductive plates disposed in substantially the same plane, connecting a first set of electrodes belonging to a first group of semiconductor diode elements all of the same polarity to said first conductive plate, connecting another first set of electrodes belonging to a second group of semiconductor diode elements all of the opposite polaRity to said second conductive plate; said second plate member having formed thereon a plurality of mutually insulated conductive units arranged in substantially the same plane and approximately parallel with the first and second conductive plates so that conductive units connect each one of the second set of electrodes of the first group of semiconductor diode elements with each one of the second set of electrodes of the second group of semiconductor diode elements.
Claim 7
Dependent Claim 46 words
A method as claimed in claim 1, wherein one of the electrodes of the semiconductor element is disposed perpendicular to the electrode plates with one end thereof running through a hole provided in one of the electrode plates and soldering said electrode to the electrode plate.
Claim 8
Dependent Claim 18 words
A method as claimed in claim 3, wherein each of the first and second groups includes three diodes.
Claim 9
Dependent Claim 53 words
A method as claimed in claim 3, wherein the conductive plates formed on one of the plate members are respectively formed with a recess shaped to receive one of the electrodes of one of the semiconductor elements connected to the conductive plate, said electrode received in the recess being brazed to the recess.
Claim 10
Dependent Claim 36 words
A method as claimed in claim 1 wherein one of the electrodes of said semiconductor element is electrically connected to a conductive plate included in one of the plate members by means of a cushion member.

References Cited (Backward Citations)

US3435516A Cited
US3233309A Cited
US3501833A Cited
US3349481A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1976-02-13 1976-08-14 1977-02-13 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1980-02-13 1980-08-14 1981-02-13 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1984-02-13 1984-08-14 1985-02-13 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag