Patent US3714472A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3714472A Expired / Lapsed US ⏱️ 0.0 years remaining

Multiple-input bistable multivibrator

Assignee: US Philips Corp
•
Filing: 1971-07-28
•
Granted: 1973-01-30
•
Expires: 1991-07-28
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A bistable multivibrator having two complementary outputs, two unidentical inputs V and D and one clock-pulse input. The logical connection between inputs and outputs is arranged so that at the application of a signal ''''1'''' to the input V one output indicates subsequent to the reception of a clock pulse at the clock-pulse input, always that signal ''''0'''' or ''''1'''' that has been applied to the input D prior to the reception of the clock pulse. At the application of the signal ''''0'''' to the input V the output does not change state at the reception of a clock pulse independently of the signal at the input D.

Inventors

  • 👤 K Lagemann

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 00:18
CPC Classifications
H; H03; H03K; H03K3/00; H03K3/02; H03K3/027; H03K3/037; H03K3/0372; G; G11; G11C; G11C19/00; H03K21/00; H03K23/00; H03K23/80

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 331 words
A digital computer module having input and output terminals, comprising a clocked bistable multivibrator means having two outputs, a clock pulse input and at least two signal inputs, a first of said multivibrator outputs providing a logical ''''1'''' signal in response to the concurrence of a logical ''''1'''' signal on both a first and a second multivibrator input and a clock pulse on said clock pulse input, the first output providing a ''''0'''' logical signal in response to the concurrence of a ''''0'''' logical signal on the first of the multivibrator signal inputs and a logical 1 signal on a second of said multivibrator signal inputs and a clock pulse on said clock pulse input, said first multivibrator output providing an output signal identical to an output signal on said first multivibrator output at a previous clock pulse in response to a 0 logic signal on the second multivibrator signal input independent of the signal on the first multivibrator signal input, a multistage logic circuit having inputs and having an output connected to at least one of the signal inputs of the multivibrator and comprising at least three logic gates each having outputs and inputs, the inputs of the first two of the three logic gates being connected to inputs of the multistage logic circuit, an output of the third of the three logic gates being connected to an output of the multistage logic circuit and means for connecting inputs of the third logic gate to outputs of the first two logic gates, means for connecting each of the outputs of the multivibrator to a separate output terminal of the module, means for connecting inputs of the multistage logic circuit to input terminals of the module, means for connecting the clock pulse input of the multivibrator to a separate input terminal of the module, and means for connecting input terminals of the module to a signal input of the multivibrator other than the signal input connected to the multistage logic circuit.
Claim 2
Dependent Claim 331 words
A digital computer module having input and output terminals, comprising a clocked bistable multivibrator means having two outputs, a clock pulse input and at least two signal inputs, a first of said multivibrator outputs providing a logical ''''1'''' signal in response to the concurrence of a logical ''''1'''' signal on both a first and a second multivibrator input and a clock pulse on said clock pulse input, the first output providing a ''''0'''' logical signal in response to the concurrence of a ''''0'''' logical signal on the first of the multivibrator signal inputs and a logical 1 signal on a second of said multivibrator signal inputs and a clock pulse on said clock pulse input, said first multivibrator output providing an output signal identical to an output signal on said first multivibrator output at a previous clock pulse in response to a 0 logic signal on the second multivibrator signal input independent of the signal on the first multivibrator signal input, a multistage logic circuit having inputs and having an output connected to at least one of the signal inputs of the multivibrator and comprising at least three logic gates each having outputs and inputs, the inputs of the first two of the three logic gates being connected to inputs of the multistage logic circuit, an output of the third of the three logic gates being connected to an output of the multistage logic circuit and means for connecting inputs of the third logic gate to outputs of the first two logic gates, means for connecting each of the outputs of the multivibrator to a separate output terminal of the module, means for connecting inputs of the multistage logic circuit to input terminals of the module, means for connecting the clock pulse input of the multivibrator to a separate input terminal of the module, and means for connecting input terminals of the module to a signal input of the multivibrator other than the signal input connected to the multistage logic circuit.
Claim 3
Dependent Claim 331 words
A digital computer module having input and output terminals, comprising a clocked bistable multivibrator means having two outputs, a clock pulse input and at least two signal inputs, a first of said multivibrator outputs providing a logical ''''1'''' signal in response to the concurrence of a logical ''''1'''' signal on both a first and a second multivibrator input and a clock pulse on said clock pulse input, the first output providing a ''''0'''' logical signal in response to the concurrence of a ''''0'''' logical signal on the first of the multivibrator signal inputs and a logical 1 signal on a second of said multivibrator signal inputs and a clock pulse on said clock pulse input, said first multivibrator output providing an output signal identical to an output signal on said first multivibrator output at a previous clock pulse in response to a 0 logic signal on the second multivibrator signal input independent of the signal on the first multivibrator signal input, a multistage logic circuit having inputs and having an output connected to at least one of the signal inputs of the multivibrator and comprising at least three logic gates each having outputs and inputs, the inputs of the first two of the three logic gates being connected to inputs of the multistage logic circuit, an output of the third of the three logic gates being connected to an output of the multistage logic circuit and means for connecting inputs of the third logic gate to outputs of the first two logic gates, means for connecting each of the outputs of the multivibrator to a separate output terminal of the module, means for connecting inputs of the multistage logic circuit to input terminals of the module, means for connecting the clock pulse input of the multivibrator to a separate input terminal of the module, and means for connecting input terminals of the module to a signal input of the multivibrator other than the signal input connected to the multistage logic circuit.
Claim 4
Dependent Claim 331 words
A digital computer module having input and output terminals, comprising a clocked bistable multivibrator means having two outputs, a clock pulse input and at least two signal inputs, a first of said multivibrator outputs providing a logical ''''1'''' signal in response to the concurrence of a logical ''''1'''' signal on both a first and a second multivibrator input and a clock pulse on said clock pulse input, the first output providing a ''''0'''' logical signal in response to the concurrence of a ''''0'''' logical signal on the first of the multivibrator signal inputs and a logical 1 signal on a second of said multivibrator signal inputs and a clock pulse on said clock pulse input, said first multivibrator output providing an output signal identical to an output signal on said first multivibrator output at a previous clock pulse in response to a 0 logic signal on the second multivibrator signal input independent of the signal on the first multivibrator signal input, a multistage logic circuit having inputs and having an output connected to at least one of the signal inputs of the multivibrator and comprising at least three logic gates each having outputs and inputs, the inputs of the first two of the three logic gates being connected to inputs of the multistage logic circuit, an output of the third of the three logic gates being connected to an output of the multistage logic circuit and means for connecting inputs of the third logic gate to outputs of the first two logic gates, means for connecting each of the outputs of the multivibrator to a separate output terminal of the module, means for connecting inputs of the multistage logic circuit to input terminals of the module, means for connecting the clock pulse input of the multivibrator to a separate input terminal of the module, and means for connecting input terminals of the module to a signal input of the multivibrator other than the signal input connected to the multistage logic circuit.
Claim 5
Dependent Claim 166 words
A module as claimed in claim 1 wherein the multistage logic circuit comprises an or-gate having at least two inputs and an output, means for connecting the output of the or-gate to the first signal input of the multivibrator, a first and-gate having an output and at least two inputs, a second and-gate having an output and at least two inputs, means for connecting the output of the first and second and-gate to the inputs of the or-gate, and means for connecting the input terminals of the module to the inputs of the and-gates, and wherein the means for connecting the second signal input of the multivibrator to an input terminal of the module comprises a third and-gate having an output and at least three inputs, means for connecting the output of the third and-gate to the second signal input of the multivibrator, and means for connecting at least three input terminals of the third and-gate to at least three separate input terminals of the module.
Claim 6
Dependent Claim 162 words
A module as claimed in claim 1 wherein the multistage logic circuit comprises a first and-gate having an output and two inputs, means for connecting the output of the first and-gate to the first signal input of the multivibrator, a first or-gate having an output and at least two inputs, a second or-gate having an output and at least two inputs the outputs of the first and second Or-gates to the inputs of the first and-gate, means for connecting the inputs of the first and second or-gates to separate input terminals of the module, and wherein the means for connecting the second signal input of the multivibrator to an input terminal of the module comprises a second and-gate having an output and at least three inputs, means for connecting the output of the second and-gate to the second signal input of the multivibrator, and means for connecting each of the inputs of the second and-gate to separate input terminals of the module.
Claim 7
Dependent Claim 214 words
A module as claimed in claim 1, wherein the multistage logic circuit comprises a first or-gate having an output and at least three inputs, means for connecting the output of the first or-gate to the first signal input of the multivibrator, a first and-gate having an output and at least two inputs, a second and-gate having an output and at least two inputs, means for connecting the outputs of the first and second and-gates to the or-gate, means for connecting input terminals of the module to each of the inputs of the first and second and-gates and to an input of the first or-gate, and wherein the means for connecting the second signal input of the multivibrator to an input terminal of the module comprises a second or-gate having an output and at least two inputs, means for connecting the output of the second or-gate to the second signal input of the multivibrator, a third and-gate having an output and at least two inputs, a fourth and-gate having an output and at least two inputs, means for connecting the outputs of the third and fourth and-gates to inputs of the second or-gate, and means for connecting a separate input terminal of the module to each of the inputs of the third and fourth and-gates.
Claim 8
Dependent Claim 118 words
A module as claimed in claim 1, wherein the multivibrator comprises a first nand-gate having an output connected to the signal input of the multivibrator, wherein the multistage logic circuit comprises a second and third nand-gate said second and third nand-gates each having an output and at least two inputs, wherein the inputs of the second and third nand-gates are each connected to a separate input terminal of the module, wherein the outputs of the second and third nand-gates are connected to inputs of the first nand-gate in the multivibrator, and wherein the first input nand-gate of the multivibrator performs functions of a stage in the multistage logic circuit most remote from the input terminals of the module.

References Cited (Backward Citations)

US3435257A Cited
US3407389A Cited
US3424928A Cited
US3541356A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1976-01-30 1976-07-31 1977-01-30 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1980-01-30 1980-07-31 1981-01-30 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1984-01-30 1984-07-31 1985-01-30 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag