Patent US3680209A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3680209A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of forming stacked circuit boards

Assignee: Siemens AG
•
Filing: 1970-04-30
•
Granted: 1972-08-01
•
Expires: 1990-04-30
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A circuit board, which has at least two conducting layers separated by interposed insulating layers, having electrical connections through an opening in the insulator layer characterized by the connection having surface-to-surface bond between the conducting layers with a portion of at least one conducting layer deformed into an opening of the separating insulating layer. The circuit board is formed by superimposing a plurality of layers into a stack with the insulating layers between adjacent conducting metal layers. Then heat and pressure are applied to the stack of superimposed layers to force the conducting layers into surface-to-surface engagement and form the bonding of the connection. In the preferred embodiments a filler material such as a metal or metal alloy having a low melting point is provided preferably as a small area coatings on the conducting layers in a pattern corresponding to the pattern of the connections. Complex circuit boards having a large number of conducting layers, can be formed by first forming a core in accordance with the invention and then interposing the core between additional insulating and conducting layers and repeating the heating and pressing step.

Inventors

  • 👤 Hans Juergen Hacke

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-26 22:57
CPC Classifications
H; H05; H05K; H05K3/00; H05K3/46; H05K3/4644; H05K3/4652; H05K3/40; H05K3/4038; H05K3/4084; H05K1/00; H05K1/02; H05K1/03; H05K1/0393; H05K2201/00; H05K2201/03; H05K2201/0302; H05K2201/0305; H05K2201/0332; H05K2201/0335; H05K2201/0355; H05K2203/00; H05K2203/01; H05K2203/0195; H05K2203/06; H05K2203/061; H05K2203/063; H05K2203/15; H05K2203/1572; H05K3/02; H05K3/06; H05K3/061; H05K3/062; H05K3/4611; H05K3/4626; H05K3/4635; Y; Y10; Y10T; Y10T29/00; Y10T29/49; Y10T29/49002; Y10T29/49117; Y10T29/49124; Y10T29/49128; Y10T29/49155; Y10T29/49158; Y10T29/4916

Claims Analysis

Total Claims: 13
Claim 1
Independent Claim 361 words
A method of forming a circuit board arrangement having at least two conducting layers separated by an interposed insulating layer, the conducting layers having at least one connection through the insulating layer for electrically interconnecting portions of the conducting layers, the method comprising the steps of providing at least one insulating layer and at least two metal conducting layers, at least one of the conducting layers being a deformable metal foil and at least one of said insulating layers having at least one opening extending therethrough: applying a layer of filler material to selected areas of a surface of the conducting layers to facilitate the forming of the surface-to-surface bond, and simultaneously applying to the opposite surface of said layers, a masking coating of etch resistant material in a predetermined pattern to provide exposed areas; arranging the layers in a superimposed stack with an insulating layer interposed between adjacent conducting layers to separate adjacent conducting layers and with the filler material disposed at each of said openings; applying pressure and heat to the stack to press the superimposed layers together to form a core, to force a portion of the metal foil into the openings of the interposed insulating layer to contact the adjacent conducting layer and to melt the filler material to form a surface-to-surface bond between the conducting layers for the connection; etching the exposed areas of the conducting layers to form the desired electrical circuit patterns from each masked conducting layer; providing an additional insulating layer and outer conducting layer of a deformable metal foil, said insulating layer having at least one opening formed therein; overlying said additional insulating layer and the deformable metal foil on one of the etched circuit patterns of the core with the opening of the additional insulating layer overlying a portion of the circuit pattern to form a second stack; and applying heat and pressure to said second stack to cause the second stack to adhere together and to force a portion of the outer conducting layer into the opening of the additional insulating layer and into contact with the etched circuit pattern for forming an electrical connection having a surfaceto-surface bond therebetween.
Claim 2
Independent Claim 361 words
A method of forming a circuit board arrangement having at least two conducting layers separated by an interposed insulating layer, the conducting layers having at least one connection through the insulating layer for electrically interconnecting portions of the conducting layers, the method comprising the steps of providing at least one insulating layer and at least two metal conducting layers, at least one of the conducting layers being a deformable metal foil and at least one of said insulating layers having at least one opening extending therethrough: applying a layer of filler material to selected areas of a surface of the conducting layers to facilitate the forming of the surface-to-surface bond, and simultaneously applying to the opposite surface of said layers, a masking coating of etch resistant material in a predetermined pattern to provide exposed areas; arranging the layers in a superimposed stack with an insulating layer interposed between adjacent conducting layers to separate adjacent conducting layers and with the filler material disposed at each of said openings; applying pressure and heat to the stack to press the superimposed layers together to form a core, to force a portion of the metal foil into the openings of the interposed insulating layer to contact the adjacent conducting layer and to melt the filler material to form a surface-to-surface bond between the conducting layers for the connection; etching the exposed areas of the conducting layers to form the desired electrical circuit patterns from each masked conducting layer; providing an additional insulating layer and outer conducting layer of a deformable metal foil, said insulating layer having at least one opening formed therein; overlying said additional insulating layer and the deformable metal foil on one of the etched circuit patterns of the core with the opening of the additional insulating layer overlying a portion of the circuit pattern to form a second stack; and applying heat and pressure to said second stack to cause the second stack to adhere together and to force a portion of the outer conducting layer into the opening of the additional insulating layer and into contact with the etched circuit pattern for forming an electrical connection having a surfaceto-surface bond therebetween.
Claim 3
Independent Claim 296 words
A method of forming a circuit board arrangement having a plurality of conducting layers with an interposed insulating layer disposed between each adjacent conducting layer to electrically separate said conducting layers, said circuit board having electrical connections for interconnecting various conducting layers together through the interposed insulating layers, said method comprising the steps of: providing at least two metal conducting layers and at least one insulating layer, said metal conducting layers being a deformable metal foil and said interposed insulating layer having at least one opening therethrough, arranging the layers into a stack with an insulating layer disposed between adjacent conducting layers and with filler material located at each opening; applying heat and pressure to the stack to press the layers together to form a core of the layers, to force a portion of each metal layer into the openings in the insulating layer and to melt the filler material to form the surface-to-surface bond between the conducting layers to form an electrical connection; etching the conducting layers to provide the desired electrical circuit paths; providing additional electrical conducting layers and insulating layers, some of said conducting layers being deformable metal foil and the insulating layers having openings in predetermined patterns thereon; arranging the additional layers on either side of the coRe to form a second stack, with the insulating layers interposed between conducting layers to electrically separate them, and applying heat and pressure to the second stack to press the core and layers together to form the circuit board and to cause the surface-to-surface bonding of the conducting layers through the openings in the additional insulating layers to the conducting layers of the core to provide a circuit board having a plurality of conducting layers separated by insulating layers with electrical connections between conducting layers.
Claim 4
Independent Claim 296 words
A method of forming a circuit board arrangement having a plurality of conducting layers with an interposed insulating layer disposed between each adjacent conducting layer to electrically separate said conducting layers, said circuit board having electrical connections for interconnecting various conducting layers together through the interposed insulating layers, said method comprising the steps of: providing at least two metal conducting layers and at least one insulating layer, said metal conducting layers being a deformable metal foil and said interposed insulating layer having at least one opening therethrough, arranging the layers into a stack with an insulating layer disposed between adjacent conducting layers and with filler material located at each opening; applying heat and pressure to the stack to press the layers together to form a core of the layers, to force a portion of each metal layer into the openings in the insulating layer and to melt the filler material to form the surface-to-surface bond between the conducting layers to form an electrical connection; etching the conducting layers to provide the desired electrical circuit paths; providing additional electrical conducting layers and insulating layers, some of said conducting layers being deformable metal foil and the insulating layers having openings in predetermined patterns thereon; arranging the additional layers on either side of the coRe to form a second stack, with the insulating layers interposed between conducting layers to electrically separate them, and applying heat and pressure to the second stack to press the core and layers together to form the circuit board and to cause the surface-to-surface bonding of the conducting layers through the openings in the additional insulating layers to the conducting layers of the core to provide a circuit board having a plurality of conducting layers separated by insulating layers with electrical connections between conducting layers.
Claim 5
Dependent Claim 56 words
A method according to claim 2, wherein said filler material is galvanically deposited at predetermined areas on the conducting layers by covering the conducting layer with a masking layer of material preventing galvanic depositing in a pattern leaving the desired areas free from said masking layer and galvanically depositing said filler material in the free areas.
Claim 6
Dependent Claim 49 words
A method according to claim 2, wherein said filler material is a layer deposited at the desired area on the conducting layers by placing a template over the surface of the conducting layer and flame spraying the layer of filler material through the template on to the conducting layer.
Claim 7
Dependent Claim 32 words
A method according to claim 2, wherein a filler material in the form of small pieces is inserted in the superimposed stack at the point where the connection is to be formed.
Claim 8
Dependent Claim 39 words
A method according to claim 2, wherein the step of applying heat and pressure includes applying the heat and pressure at selected areas of the superimposed stack which areas overlay the point where the connection is to be formed.
Claim 9
Dependent Claim 41 words
A method according to claim 2, wherein one of the conductive layers is carried on a substantially rigid insulating plate and is formed by the steps of applying a conducting layer to the insulating plate, and etching a circuit pattern therein.
Claim 10
Dependent Claim 61 words
A method according to claim 2, wherein the providing of filler material includes the steps of applying a layer of filler material to selected areas of a surface of the conducting layers to facilitate the forming of the surface-to-surface bond, and simultaneously applying to the opposite surface of said layers, a masking coating of etch resistant material in a predetermined pattern.
Claim 11
Independent Claim 215 words
A method of forming a circuit board arrangement having at least three conducting layers separated by interposed insulating layers the conducting layers having at least two connections through the insulating layers for electrically connecting at least two conducting layers together, said method comprising the step of: providing metal conducting layers and insulating layers, at least one of the metal conducting layers being an intermediate conducting layer having an opening formed therein, at least two of the conducting layers being of a deformable metal foil, and said insulating layers having openings formed therein in a predetermined pattern; arranging the layers in a superimposed stack with the opening in the intermediate layer being in overlying alignment with openings in each of the adjacent insulating layers, said stack being arranged with an insulating layer interposed between adjacent conducting layers; and applying heat and pressure to press the layers of the stack together to form a core and to deform a portion of the foil on the outer layers through the aligned openings of the insulating layer and the intermediate conducting layer to form an electrical connection having a surface-to-surface bond between the outer two conducting layers with the deforming of the foil causing molding of the insulating layer to electrically insulate the connection from said intermediate conducting layer.
Claim 12
Independent Claim 215 words
A method of forming a circuit board arrangement having at least three conducting layers separated by interposed insulating layers the conducting layers having at least two connections through the insulating layers for electrically connecting at least two conducting layers together, said method comprising the step of: providing metal conducting layers and insulating layers, at least one of the metal conducting layers being an intermediate conducting layer having an opening formed therein, at least two of the conducting layers being of a deformable metal foil, and said insulating layers having openings formed therein in a predetermined pattern; arranging the layers in a superimposed stack with the opening in the intermediate layer being in overlying alignment with openings in each of the adjacent insulating layers, said stack being arranged with an insulating layer interposed between adjacent conducting layers; and applying heat and pressure to press the layers of the stack together to form a core and to deform a portion of the foil on the outer layers through the aligned openings of the insulating layer and the intermediate conducting layer to form an electrical connection having a surface-to-surface bond between the outer two conducting layers with the deforming of the foil causing molding of the insulating layer to electrically insulate the connection from said intermediate conducting layer.
Claim 13
Dependent Claim 62 words
A method according to claim 9, wherein said insulating layers each contain at least one second opening and wherein the step of arranging the stack includes aligning the second openings in super-imposed alignment so that the step of heating and pressing the stack forms an electrical connection between both the outer conducting layerS and the intermediate conducting layers at the same position.

References Cited (Backward Citations)

US2974284A Cited
US2889393A Cited
US2925645A Cited
US3197746A Cited
US3070650A Cited
US3350250A Cited
US3383564A Cited
US3501832A Cited
US3465435A Cited
US3557983A Cited
US3499098A Cited
US3557446A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1975-08-01 1976-01-31 1976-08-01 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1979-08-01 1980-01-31 1980-08-01 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1983-08-01 1984-01-31 1984-08-01 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag