Patent US3138560A successfully refreshed from Google Patents.
Patent US3440441A successfully refreshed from Google Patents.
US3440441A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Multiplicative modulators
Assignee: Gemalto Terminals Ltd
•
Filing: 1966-03-01
•
Granted: 1969-04-22
•
Expires: 1986-03-01
Abstract
No abstract record available.
Inventors
- 👤 Anthony J Ley
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 19:33
CPC Classifications
H; H03; H03C; H03C1/00; H03C1/36; G; G06; G06G; G06G7/00; G06G7/12; G06G7/16; G06G7/163; G06G7/24; H03C1/52; H03C1/54; H03C1/542; H03C1/545
Claims Analysis
Total Claims: 2
Claim 1
Independent Claim
127 words
APPARATUS FOR PRODUCING A VOLTAGE THE ARITHMETIC REPRESENTATION OF WHICH IS PROPORTIONAL IN MAGNITUDE TO THE PRODUCT OF ARITHMETIC REPRESENTATIONS OF TWO INPUT SIGNAL VOLTAGE COMPRISING THE COMBINATION OF A FIRST PAIR OF TRANSISTORS CONNECTED IN A COMMON EMITTER PAIR CIRCUIT, EACH TRANSISTOR OF SAID PAIR HAVING A BASE ELECTRODE, AN EMITTER ELECTRODE AND A COLLECTOR ELECTRODE, THE EMITTER ELECTRODES OF SAID FIRST PAIR OF TRANSISTORS BEING CONNECTED TOGETHER; A SECOND PAIR OF TRANSISTORS CONNECTED IN A COMMON EMITTER PAIR CIRCUIT, EACH TRANSISTOR OF SAID SECOND PAIR HAVING A BASE ELECTRODE, AN EMITTER ELECTRODE AND A COLLECTOR ELECTRODE, SAID EMITTER ELECTRODE OF SAID SECOND PAIR OF TRANSISTORS BEING CONNECTED TOGETHER; MEANS FOR APPLYING A FIRST INPUT SIGNAL TO THE EMITTER ELECTRODES OF SAID FIRST PAIR OF TRANSISTORS;
Claim 2
Dependent Claim
127 words
APPARATUS FOR PRODUCING A VOLTAGE THE ARITHMETIC REPRESENTATION OF WHICH IS PROPORTIONAL IN MAGNITUDE TO THE PRODUCT OF ARITHMETIC REPRESENTATIONS OF TWO INPUT SIGNAL VOLTAGE COMPRISING THE COMBINATION OF A FIRST PAIR OF TRANSISTORS CONNECTED IN A COMMON EMITTER PAIR CIRCUIT, EACH TRANSISTOR OF SAID PAIR HAVING A BASE ELECTRODE, AN EMITTER ELECTRODE AND A COLLECTOR ELECTRODE, THE EMITTER ELECTRODES OF SAID FIRST PAIR OF TRANSISTORS BEING CONNECTED TOGETHER; A SECOND PAIR OF TRANSISTORS CONNECTED IN A COMMON EMITTER PAIR CIRCUIT, EACH TRANSISTOR OF SAID SECOND PAIR HAVING A BASE ELECTRODE, AN EMITTER ELECTRODE AND A COLLECTOR ELECTRODE, SAID EMITTER ELECTRODE OF SAID SECOND PAIR OF TRANSISTORS BEING CONNECTED TOGETHER; MEANS FOR APPLYING A FIRST INPUT SIGNAL TO THE EMITTER ELECTRODES OF SAID FIRST PAIR OF TRANSISTORS;
References Cited (Backward Citations)
US2661152A
Cited
US3197626A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1972-04-21 | 1972-10-21 | 1973-04-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1976-04-21 | 1976-10-21 | 1977-04-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1980-04-21 | 1980-10-21 | 1981-04-22 | $7700.00 | Window Closed / Lapsed |