Semiconductor integrated circuit device
Abstract
Abstract PURPOSE:To improve integration density by forming adjacent P type and N type transistors with a gate interval widened. CONSTITUTION:The P type transistors 11, 13 and N type transistors 12, 14 which operate as complementary internal logic function elements are adjacently constituted in vertical. Thease gates are connected to the other parts through contacts 56, 57, 65, 66. Since interval of gates of transistors 11-14 are widened, wiring patterns do not occur short-circuitting even when these transistors are driven by different voltages. Accordingly, it is no longer necessary to provide an empty region on a chip and thereby integration density can be improved.
Inventors
- 👤 Hiroichi Ishida
- 👤 博一 石田
Bibliographic Details
Claims Analysis
Total Claims: 0References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.