BIPOLAR CIRCUIT AND AUTOCONTROL FIELD EFFECT OF SWITCHING
Abstract
Abstract Translated from French CIRCUIT DE COMMUTATION A SEMI-CONDUCTEURS, A TENSION ELEVEE ET COURANT FORT. IL COMPREND UN TRANSISTOR BIPOLAIRE 1 DONT LE CIRCUIT PRINCIPAL EST CONNECTE ENTRE LA BORNE 15 RECEVANT LA TENSION DE SERVICE ET UNE BORNE 21 QUI EST A UN POTENTIEL DE REFERENCE ET DONT L'ELECTRODE DE COMMANDE EST CONNECTEE A UNE PREMIERE BORNE D'ENTREE 37, AINSI QU'UN TRANSISTOR A EFFET DE CHAMP 29 DONT LE CIRCUIT PRINCIPAL D-S EST CONNECTE AUX BORNES DE CELUI DU TRANSISTOR BIPOLAIRE 1 ET DONT L'ELECTRODE DE COMMANDE G EST CONNECTEEA UNE SECONDE BORNE D'ENTREE 33; LES SIGNAUX DE COMMANDE SONT ENVOYES AUX BORNES CORRESPONDANTES 33, 37 DE MANIERE QUE LE TRANSISTOR BIPOLAIRE DEVIENNE PASSANT OU BLOQUE PENDANT QUE LE TRANSISTOR A EFFET DE CHAMP EST A L'ETAT PASSANT, AFIN DE PROTEGER LE PREMIER CONTRE LES CRETES EXCESSIVES DE DISSIPATION DE PUISSANCE LORD DE SES PASSAGES D'UN ETAT A L'AUTRE. APPLICATION AUX CIRCUITS INTEGRES DE COMMUTATION A GRANDE PUISSANCE. SEMICONDUCTOR, HIGH VOLTAGE AND HIGH CURRENT SWITCHING CIRCUIT. IT INCLUDES A BIPOLAR TRANSISTOR 1 WHOSE MAIN CIRCUIT IS CONNECTED BETWEEN TERMINAL 15 RECEIVING THE OPERATION VOLTAGE AND A TERMINAL 21 WHICH IS A REFERENCE POTENTIAL AND WHOSE CONTROL ELECTRODE IS CONNECTED TO A FIRST INPUT TERMINAL 37, AS WELL AS A FIELD-EFFECT TRANSISTOR 29 WHOSE MAIN CIRCUIT DS IS CONNECTED TO THE TERMINALS OF THAT OF BIPOLAR TRANSISTOR 1 AND WHOSE CONTROL ELECTRODE G IS CONNECTED TO A SECOND INPUT TERMINAL 33; THE CONTROL SIGNALS ARE SENT TO THE CORRESPONDING TERMINALS 33, 37 SO THAT THE BIPOLAR TRANSISTOR BECOMES PASSED OR BLOCKED WHILE THE FIELD TRANSISTOR IS IN THE PASSING STATE, IN ORDER TO PROTECT THE FIRST AGAINST EXCESSIVE POWER DISSIPATION CREAMS LORD OF HIS PASSAGES FROM ONE STATE TO ANOTHER. APPLICATION TO INTEGRATED HIGH POWER SWITCHING CIRCUITS.
Inventors
- 👤 Richard Harrison Baker
Bibliographic Details
Claims Analysis
Total Claims: 0References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.