← Back to Patent Explorer
US4095252A Expired / Lapsed US ⏱️ 0.0 years remaining

Composite jfet-bipolar transistor structure

Assignee: National Semiconductor Corp
•
Filing: 1976-12-27
•
Granted: 1978-06-13
•
Expires: 1996-12-27
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A JFET is coupled in parallel with a bipolar transistor to produce a composite structure that has improved signal transfer characteristics in certain circuit applications. While useful with discrete devices, the combination is readily achieved in integrated circuit form.

Inventors

  • 👤 Sam S. Ochi

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-26 13:49
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/40; H10D84/401; H10D84/403; H10D84/406; H10W; H10W10/00; H10W10/01; H10W10/031; H10W10/30

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 146 words
A monolithic integrated circuit comprising: a semiconductor substrate of a first conductivity type; an epitaxial layer deposited on said substrate and having a second conductivity type; a ring of diffused semiconductor material passing through said epitaxial layer and having said first conductivity type, said ring isolating a section of said epitaxial layer; an emitter region of said first conductivity type contained within and extending from the surface thereof and part way through said isolated section of said epitaxial layer; a contact region of said second conductivity type making ohmic contact with said isolated portion of said epitaxial layer; and a channel region of said first conductivity type extending between said emitter region and said isolation region over a portion of said epitaxial layer and extending into said epitaxial layer a distance that is small compared to the distance said emitter region extends into said epitaxial layer.
Claim 2
Dependent Claim 146 words
A monolithic integrated circuit comprising: a semiconductor substrate of a first conductivity type; an epitaxial layer deposited on said substrate and having a second conductivity type; a ring of diffused semiconductor material passing through said epitaxial layer and having said first conductivity type, said ring isolating a section of said epitaxial layer; an emitter region of said first conductivity type contained within and extending from the surface thereof and part way through said isolated section of said epitaxial layer; a contact region of said second conductivity type making ohmic contact with said isolated portion of said epitaxial layer; and a channel region of said first conductivity type extending between said emitter region and said isolation region over a portion of said epitaxial layer and extending into said epitaxial layer a distance that is small compared to the distance said emitter region extends into said epitaxial layer.
Claim 3
Dependent Claim 43 words
The monolithic integrated circuit of claim 1 further including a cap region of said first conductivity in contact with said isolation region and extending part way toward said emitter region whereby said channel region extends between said emitter region and said cap region.
Claim 4
Dependent Claim 20 words
The monolithic integrated circuit of claim 2 wherein said first conductivity is p-type and said second conductivity type is n-type.
Claim 5
Dependent Claim 21 words
The monolithic integrated circuit of claim 2 wherein said first conductivity type is n-type and said second conductivity type is p-type.
Claim 6
Dependent Claim 26 words
The monolithic integrated circuit of claim 2 wherein said channel region comprises a plurality of spaced regions extending between said emitter region and said cap region.
Claim 7
Dependent Claim 44 words
The monolithic integrated circuit of claim 2 wherein said channel region is covered with a layer of semiconductor having said second conductivity type, with said layer extending beyond the limits of said channel region thereby to be in ohmic contact with said epitaxial material.

References Cited (Backward Citations)

US3408544A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1981-06-12 1981-12-12 1982-06-13 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1985-06-12 1985-12-12 1986-06-13 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1989-06-12 1989-12-12 1990-06-13 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag