← Back to Patent Explorer
EP0296348A1 Expired / Lapsed EP ⏱️ 0.0 years remaining

Process for etching holes or grooves in n-type silicium

Assignee: TDK Electronics AG
•
Filing: 1988-05-10
•
Granted: —
•
Expires: 2008-05-10
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Translated from German Die Herstellung von Lochöffnungen oder Gräben in aus n-dotiertem Silizium bestehenden Schichten oder Substraten (1) erfolgt auf elektrolytischem Wege, wobei das Silizium als positiv gepolte Elektrode (5) einer, ein Flußsäure haltiges Medium (3) enthal­tenden Elektrolysierzelle geschaltet wird. Mit dem erfindungsge­mäßen Verfahren lassen sich Lochstrukturen mit stark variablen Querschnitt reproduzierbar herstellen, sowie Löcher durch Keim­vorgabe lokalisieren. Die Erfindung wird verwendet bei der Her­stellung von Trenchzellen in Speicherbausteinen, Isolationsgrä­ben in hochintegrierten Halbleietschaltungen, großflächigen Kon­densatoren (Varicaps), Kontaktierung tieferliegender Schichten bei abschaltbaren und spannungsgesteuerten Thyristoren. Hole openings or trenches in layers or substrates (1) consisting of n-doped silicon are produced electrolytically, the silicon being switched as a positively polarized electrode (5) of an electrolysis cell containing a hydrofluoric acid-containing medium (3). With the method according to the invention, hole structures with a highly variable cross section can be produced reproducibly, and holes can be localized by specifying the germ. The invention is used in the manufacture of trench cells in memory modules, isolation trenches in highly integrated semiconductor circuits, large-area capacitors (varicaps), contacting deeper layers in the case of switchable and voltage-controlled thyristors.

Inventors

  • 👤 Helmut Dr. Föll
  • 👤 Volker Lehmann

Bibliographic Details

Application Number —
Jurisdiction EP
Data Source google_patents
Last Synchronized 2026-10-28 12:45
CPC Classifications
H; H10; H10D; H10D18/00; H10D18/60; H10D1/00; H10D1/60; H10D1/62; H10D1/64; H10D12/00; H10D12/211; H10D12/212; H10D62/00; H10D62/10; H10D62/17; H10D62/192; H10D62/206; H10D62/343; H10P; H10P50/00; H10P50/60; H10P50/61; H10P50/613

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

DE1421973A1 Cited
US3471922A Cited
FR1548079A Cited
DE1901388A1 Cited
US3801390A Cited
FR2339953A1 Cited
EP0018556A1 Cited
EP0045446A1 Cited
EP0178387A2 Cited

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag