Patent EP0107556A1 successfully refreshed from Google Patents.
← Back to Patent Explorer
EP0107556A1 Expired / Lapsed EP ⏱️ 0.0 years remaining

Process for manufacturing an electrical resistor having a polycrystalline semiconductor material, and integrated circuit device comprising this resistor

Assignee: Bull SAS
•
Filing: 1983-10-06
•
Granted: —
•
Expires: 2003-10-06
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Translated from French L'invention se rapporte à un procédé de fabrication d'une résistance (11) dans un matériau semiconducteur polycristallin (17b), du type incluant une implantation ionique dans ce matériau. Selon l'invention, le matériau est rendu conducteur par dopage à forte dose d'ions électriquement actifs relativement au matériau, et des ions électriquement inactifs, des ions d'argon par exemple, sont implantés dans une zone du matériau pour constituer ladite résistance. Ce procédé permet de fabriquer des résistances de charge pour circuits logiques dans une gamme très étendue de manière précise et linéaire. L'invention concerne aussi le dispositif à circuits intégrés résultant (10), à transistors MOS (14) ou bipolaires. The invention relates to a method for manufacturing a resistor (11) in a polycrystalline semiconductor material (17b), of the type including an ion implantation in this material. According to the invention, the material is made conductive by doping a high dose of electrically active ions relative to the material, and electrically inactive ions, argon ions for example, are implanted in an area of the material to constitute said resistance. This process makes it possible to manufacture load resistors for logic circuits in a very wide range in a precise and linear manner. The invention also relates to the resulting integrated circuit device (10), with MOS transistors (14) or bipolar.

Inventors

  • 👤 Alain Boudou
  • 👤 Jean-Claude Marchetaux

Bibliographic Details

Application Number —
Jurisdiction EP
Data Source google_patents
Last Synchronized 2026-10-30 17:42
CPC Classifications
H; H10; H10D; H10D1/00; H10D1/40; H10D1/47; H10P; H10P32/00; H10P32/30; H10P32/302; H10B; H10B10/00; H10B10/15; Y; Y10; Y10S; Y10S438/00; Y10S438/934

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

US4110776A Cited
WO1982000385A1 Cited

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag