Patent EP0229943B1 successfully refreshed from Google Patents.
Patent US6495985B1 successfully refreshed from Google Patents.
Patent DE3918924A1 successfully refreshed from Google Patents.
← Back to Patent Explorer
DE3918924A1 Expired / Lapsed DE ⏱️ 0.0 years remaining

SEMICONDUCTOR MEMORY DEVICE OF THE STACKED CONDENSER TYPE AND MANUFACTURING METHOD THEREFOR

Assignee: Mitsubishi Electric Corp
•
Filing: 1989-06-09
•
Granted: —
•
Expires: 2009-06-09
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A storage capacitor in a semiconductor dynamic random access memory (DRAM) comprises a semiconductor substrate (1) having a conductive channel region (24), an insulating oxide layer (25) and an electrode (28a) formed on the substrate, a dielectric layer (29) covering the electrode and a second electrode (30) formed on the dielectric layer. Pref. the capacitor (28a, 29, 30) has raised parallel wall protrusions formed over the channel (24), gate electrode (26) and word line (27) of a transistor. A bit line (42), forming a bridge over the device, is fabricated by a sputter process.

Inventors

  • 👤 Wataru Wakamiya
  • 👤 Yoshinori Tanaka
  • 👤 Takahisa Eimori
  • 👤 Hiroji Ozaki
  • 👤 Hiroshi Kimura
  • 👤 Shinichi Satoh

Bibliographic Details

Application Number —
Jurisdiction DE
Data Source google_patents
Last Synchronized 2026-10-30 10:48
CPC Classifications
H; H10; H10B; H10B12/00; H10B12/30; H10B12/31; H10B12/318

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

EP0223616A2 Cited
EP0295709A2 Cited
EP0317199A2 Cited
DE3842474A1 Cited

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag