Patent US8343844B2 successfully refreshed from Google Patents.
US8343844B2
Active / In Force
US
⏱️ 4.4 years remaining
Method for manufacturing capacitor of semiconductor device and capacitor of semiconductor device manufactured thereby
Assignee: Samsung Electronics Co Ltd
•
Filing: 2011-03-25
•
Granted: 2013-01-01
•
Expires: 2031-03-25
Abstract
Abstract A method of manufacturing a capacitor of a semiconductor device includes forming a high-k dielectric pattern on a semiconductor substrate, the high-k dielectric pattern having a pillar shape including a hole therein, forming a lower electrode in the hole of the high-k dielectric pattern, locally forming a blocking insulating pattern on an upper surface of the lower electrode, and forming an upper electrode covering the high-k dielectric pattern and the blocking insulating pattern.
Inventors
- 👤 Wandon Kim
- 👤 Jong Cheol Lee
- 👤 Jin Yong Kim
- 👤 Beom Seok Kim
- 👤 Yong-Suk Tak
- 👤 Kyuho Cho
- 👤 Ohseong Kwon
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 01:23
CPC Classifications
H; H10; H10B; H10B12/00; H10B12/01; H10B12/02; H10B12/03; H10B12/033; H10B99/00; H10D; H10D1/00; H10D1/01; H10D1/041; H10D1/042; H10D1/60; H10D1/68; H10D1/692; H10D1/711; H10D1/716
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
72 words
A method of manufacturing a capacitor of a semiconductor device, comprising: forming a high-k dielectric pattern on a semiconductor substrate, the high-k dielectric pattern having a pillar shape including a hole therein; forming a lower electrode in the hole of the high-k dielectric pattern; forming a blocking insulating pattern on an upper surface of the lower electrode; and forming an upper electrode covering the high-k dielectric pattern and the blocking insulating pattern.
Claim 2
Independent Claim
72 words
A method of manufacturing a capacitor of a semiconductor device, comprising: forming a high-k dielectric pattern on a semiconductor substrate, the high-k dielectric pattern having a pillar shape including a hole therein; forming a lower electrode in the hole of the high-k dielectric pattern; forming a blocking insulating pattern on an upper surface of the lower electrode; and forming an upper electrode covering the high-k dielectric pattern and the blocking insulating pattern.
Claim 3
Dependent Claim
28 words
The method as claimed in claim 1 , wherein the blocking insulating pattern is made of a material having a lower dielectric constant than the high-k dielectric pattern.
Claim 4
Dependent Claim
23 words
The method as claimed in claim 2 , wherein the blocking insulating pattern is formed to be thicker than the high-k dielectric pattern.
Claim 5
Dependent Claim
49 words
The method as claimed in claim 2 , wherein the forming of the blocking insulating pattern includes: forming a recess region partially exposing a sidewall of the high-k dielectric pattern by recessing the upper surface of the lower electrode; and forming the blocking insulating pattern in the recess region.
Claim 6
Dependent Claim
93 words
The method as claimed in claim 1 , wherein the forming of the high-k dielectric pattern includes: forming an insulating layer and a sacrificial layer sequentially on the semiconductor substrate; forming an opening in the sacrificial layer to expose the insulating layer; forming a high-k dielectric layer conformally on a surface of the opening; performing a first heat treatment to the high-k dielectric layer in an oxygen atmosphere at a temperature of about 500° C. to 1000° C.; and forming the hole by patterning the heat-treated high-k dielectric layer and the insulating layer.
Claim 7
Dependent Claim
62 words
The method as claimed in claim 5 , wherein the forming of the lower electrode includes: forming a first lower conductive layer conformally on the heat-treated high-k dielectric layer before the hole is formed; forming a first lower conductive pattern on the high-k dielectric pattern simultaneously with formation of the hole; and forming a second lower conductive pattern that fills the hole.
Claim 8
Dependent Claim
21 words
The method as claimed in claim 5 , wherein the upper electrode directly contacts an upper surface of the insulating layer.
Claim 9
Dependent Claim
44 words
The method as claimed in claim 5 , further including: removing the sacrificial layer before forming the upper electrode; and forming an upper dielectric layer having a same crystalline structure as the high-k dielectric pattern by using the high-k dielectric pattern as a seed.
Claim 10
Dependent Claim
25 words
The method as claimed in claim 5 , wherein the sacrificial layer includes any one of a silicon oxide, a polysilicon, and a polymer-based material.
Claim 11
Dependent Claim
53 words
The method as claimed in claim 1 , wherein the high-k dielectric pattern includes any one or a combination of HfO 2 , ZrO 2 , AlO 3 , La 2 O 3 , Ta 2 O 3 ,TiO 2 , SrTiO 3 (STO), (Ba,Sr)TiO 3 (BST), BaTiO 2 , PZT, and PLZT.
Claim 12
Dependent Claim
31 words
The method as claimed in claim 1 , wherein the blocking insulating pattern includes at least one of a silicon oxide, a silicon nitride, a silicon oxynitride, and a metal oxide.
Claim 13
Independent Claim
325 words
A method of manufacturing a capacitor of a semiconductor device, the method comprising: forming an etch-stop layer and a sacrificial layer on a substrate, the substrate including a transistor and a contact plug electrically connected to a drain region of the transistor; forming a hole in the sacrificial layer to expose the etch stop layer in a region of the etch-stop layer corresponding to the contact plug; conformally forming a high k dielectric layer on the sacrificial layer, including on sidewalls of the hole, and the exposed etch-stop layer; performing a first heat treatment; forming a first lower conductive layer on the high k dielectric layer after the first heat treatment; performing a plasma treatment and a second heat treatment; etching the high-k dielectric layer and the first lower conductive layer to remove the high k dielectric layer and the first lower conductive layer from an upper surface of the sacrificial layer and from a bottom portion of the hole such that the contact plug is exposed, thereby forming a high k dielectric pattern and first lower conductive layer pattern on the sidewalls of the hole; forming a second lower conductive layer that fills the hole; removing upper portions of the first lower conductive layer pattern and second lower conductive layer to provide a recess region and to expose an upper portion of the high-k dielectric pattern; forming a blocking insulating pattern in the recess region, wherein the removing of the upper portions of the first lower conductive layer pattern and the second conductive layer to provide the recess region is carried out such that the blocking insulating pattern formed in the recess region has a greater thickness than a thickness of the high k dielectric pattern; removing the sacrificial layer to expose an outer surface of the high k dielectric pattern; conformally forming an upper electrode to cover the high k dielectric pattern and the blocking insulating pattern; and performing a third heat treatment.
Claim 14
Independent Claim
325 words
A method of manufacturing a capacitor of a semiconductor device, the method comprising: forming an etch-stop layer and a sacrificial layer on a substrate, the substrate including a transistor and a contact plug electrically connected to a drain region of the transistor; forming a hole in the sacrificial layer to expose the etch stop layer in a region of the etch-stop layer corresponding to the contact plug; conformally forming a high k dielectric layer on the sacrificial layer, including on sidewalls of the hole, and the exposed etch-stop layer; performing a first heat treatment; forming a first lower conductive layer on the high k dielectric layer after the first heat treatment; performing a plasma treatment and a second heat treatment; etching the high-k dielectric layer and the first lower conductive layer to remove the high k dielectric layer and the first lower conductive layer from an upper surface of the sacrificial layer and from a bottom portion of the hole such that the contact plug is exposed, thereby forming a high k dielectric pattern and first lower conductive layer pattern on the sidewalls of the hole; forming a second lower conductive layer that fills the hole; removing upper portions of the first lower conductive layer pattern and second lower conductive layer to provide a recess region and to expose an upper portion of the high-k dielectric pattern; forming a blocking insulating pattern in the recess region, wherein the removing of the upper portions of the first lower conductive layer pattern and the second conductive layer to provide the recess region is carried out such that the blocking insulating pattern formed in the recess region has a greater thickness than a thickness of the high k dielectric pattern; removing the sacrificial layer to expose an outer surface of the high k dielectric pattern; conformally forming an upper electrode to cover the high k dielectric pattern and the blocking insulating pattern; and performing a third heat treatment.
References Cited (Backward Citations)
KR20030058667A
Cited
KR20030093919A
Cited
JP2004014714A
Cited
US6746876B2
Cited
US20090086404A1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2016-01-01 | 2016-07-02 | 2017-01-01 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2020-01-01 | 2020-07-02 | 2021-01-01 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2024-01-01 | 2024-07-02 | 2025-01-01 | $7700.00 | Window Closed / Lapsed |