US7675181B2
Active / In Force
US
⏱️ 1.1 years remaining
Planar multi semiconductor chip package and method of manufacturing the same
Assignee: Samsung Electronics Co Ltd
•
Filing: 2007-12-05
•
Granted: 2010-03-09
•
Expires: 2027-12-05
Abstract
Abstract Provided are a planar multi semiconductor chip package in which a processor and a memory device are connected to each other via a through electrode and a method of manufacturing the planar multi semiconductor chip package. The planar multi semiconductor chip package includes: a substrate comprising a plurality of first circuit patterns on a first surface and a plurality of second circuit patterns on a second surface; a first semiconductor chip comprising a plurality of memory devices arranged on the substrate, wherein first memory devices surround at least a portion of second memory devices; a second semiconductor chip stacked on the first semiconductor chip and corresponding to the second memory devices; and a plurality of through electrodes arranged on the second memory devices and connecting the first and second semiconductor chips to the second circuit pattern of the substrate.
Inventors
- 👤 Jong-Joo Lee
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 10:12
CPC Classifications
H; H10; H10W; H10W70/00; H10W70/60; H10W20/00; H10W20/20; H10W72/00; H10W72/20; H10W72/90; H10W90/00; H10W70/62; H10W70/65; H10W72/01; H10W72/221; H10W72/241; H10W72/244; H10W72/251; H10W72/29; H10W72/851; H10W72/853; H10W72/859; H10W72/874; H10W72/877; H10W72/879; H10W72/921; H10W72/922; H10W74/00; H10W90/20; H10W90/28; H10W90/284; H10W90/288; H10W90/297; H10W90/701; H10W90/721; H10W90/722; H10W90/724; H10W90/751; H10W90/754
Claims Analysis
Total Claims: 19
Claim 1
Independent Claim
155 words
A planar multi semiconductor chip package comprising: a substrate comprising a plurality of first circuit patterns on a first surface and a plurality of second circuit patterns on a second surface; a first semiconductor chip comprising a plurality of memory devices arranged on the substrate in an m×n matrix (where m and n are integers equal to or greater than 2), the memory devices comprising first memory devices and at least one second memory device and wherein the first memory devices substantially surround at least a portion of the second memory device; a second semiconductor chip stacked on the first semiconductor chip and corresponding to the at least a portion of the second memory device; a plurality of through electrodes arranged on the second memory device and connecting the first and second semiconductor chips to the second circuit pattern of the substrate; and wherein the second memory device comprises a memory device including a defect.
Claim 2
Dependent Claim
155 words
A planar multi semiconductor chip package comprising: a substrate comprising a plurality of first circuit patterns on a first surface and a plurality of second circuit patterns on a second surface; a first semiconductor chip comprising a plurality of memory devices arranged on the substrate in an m×n matrix (where m and n are integers equal to or greater than 2), the memory devices comprising first memory devices and at least one second memory device and wherein the first memory devices substantially surround at least a portion of the second memory device; a second semiconductor chip stacked on the first semiconductor chip and corresponding to the at least a portion of the second memory device; a plurality of through electrodes arranged on the second memory device and connecting the first and second semiconductor chips to the second circuit pattern of the substrate; and wherein the second memory device comprises a memory device including a defect.
Claim 3
Dependent Claim
25 words
The planar multi semiconductor chip package of claim 1 , wherein the first and second semiconductor chips are bonded face-to-face directly or through contact terminals.
Claim 4
Dependent Claim
50 words
The planar multi semiconductor chip package of claim 1 , wherein the first memory devices of the first semiconductor chip comprise one or more of a DRAM, an SRAM, an MRAM, a PRAM or a flash memory device, and the second semiconductor chip comprises a processor or a memory controller.
Claim 5
Dependent Claim
46 words
The planar multi semiconductor chip package of claim 1 , wherein the first memory devices of the first semiconductor chip comprise a plurality of first pads and a plurality of second pads, and the through electrodes comprise a plurality of first, second, and third through electrodes.
Claim 6
Dependent Claim
86 words
The planar multi semiconductor chip package of claim 4 , wherein the first pads are electrically connected to the first through electrodes via first redistribution lines, respectively, and the first pads provide voltage signals originating outside of the planar multi semiconductor chip package to the first semiconductor chip via the substrate, and the second pads are electrically connected to the second semiconductor chip through second redistribution lines thereby providing a connection for write and read data from the second semiconductor chip to the first semiconductor chip.
Claim 7
Dependent Claim
43 words
The planar multi semiconductor chip package of claim 4 , wherein the second semiconductor chip is electrically connected to the substrate via the second and third through electrodes such that processor electrical signals are provided to the second semiconductor chip through the substrate.
Claim 8
Dependent Claim
50 words
The planar multi semiconductor chip package of claim 1 , further comprising a voltage signal through electrode disposed on the first memory devices of the first semiconductor chip, wherein the voltage signal through electrode is connected to the second circuit pattern of the substrate directly or through a contact terminal.
Claim 9
Dependent Claim
35 words
The planar multi semiconductor chip package of claim 1 , wherein the first semiconductor chip further comprises a voltage circuit pattern, and the voltage circuit pattern is connected to the second circuit pattern through wires.
Claim 10
Dependent Claim
31 words
The planar multi semiconductor chip package of claim 1 , further comprising a sealing material disposed around at least a portion of the first and second semiconductor chips and the substrate.
Claim 11
Dependent Claim
21 words
The planar multi semiconductor chip package of claim 9 , further comprising a heat sink disposed above the second semiconductor chip.
Claim 12
Dependent Claim
64 words
The planar multi semiconductor chip package of claim 1 , wherein the first semiconductor chip includes a plurality of stacked planar multi semiconductor chips, the through electrodes are arranged on the second memory devices of each of the stacked planar multi semiconductor chips, and the through electrodes of upper and lower stacked planar multi semiconductor chips contact each other directly or via contact terminals.
Claim 13
Dependent Claim
82 words
The planar multi semiconductor chip package of claim 11 , wherein the first memory devices of each stacked planar multi semiconductor chip of the first semiconductor chip comprises a plurality of first pads, a plurality of second pads and a plurality of through electrodes arranged under the first pads or the second pads, and the lower stacked planar multi semiconductor chip and the second semiconductor chip are electrically connected via the through electrodes arranged under the first pads or the second pads.
Claim 14
Dependent Claim
85 words
The planar multi semiconductor chip package of claim 11 , wherein the first memory devices of each stacked planar multi semiconductor chip of the first semiconductor chip comprises a plurality of first pads and a plurality of second pads, and the second memory devices further comprise a plurality of through electrodes connected to the first or second pads, and the lower stacked planar multi semiconductor chip and the second semiconductor chip are electrically connected via the through electrodes connected to the first or second pads.
Claim 15
Dependent Claim
48 words
The planar multi semiconductor chip package of claim 1 , further comprising at least one third semiconductor chip that is arranged to correspond to at least one of the first memory devices of the first semiconductor chip and electrically connected to the substrate and the second semiconductor chip.
Claim 16
Dependent Claim
38 words
The planar multi semiconductor chip package of claim 14 , wherein the third semiconductor chip comprises a planar multi semiconductor chip that is one of a DRAM, an SRAM, an MRAM, a PRAM and a flash memory device.
Claim 17
Dependent Claim
30 words
The planar multi semiconductor chip package of claim 15 , wherein the third semiconductor chip is connected to the through electrodes by redistribution lines so as to contact the substrate.
Claim 18
Dependent Claim
43 words
The planar multi semiconductor chip package of claim 16 , wherein the third semiconductor chip is connected to the second semiconductor chip via the redistribution lines, thereby allowing writing and reading of data between the second semiconductor chip and the third semiconductor chip.
Claim 19
Dependent Claim
27 words
The planar multi semiconductor chip package of claim 14 , wherein the third semiconductor chip includes a plurality of stacked multi planar semiconductor chips with through electrodes.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2013-03-08 | 2013-09-07 | 2014-03-09 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2017-03-08 | 2017-09-07 | 2018-03-09 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2021-03-08 | 2021-09-07 | 2022-03-09 | $7700.00 | Window Closed / Lapsed |