Patent US7337334B2 successfully refreshed from Google Patents.
US7337334B2
Expired / Lapsed
US
⏱️ 0.0 years remaining
Network processor power management
Assignee: International Business Machines Corp
•
Filing: 2003-02-14
•
Granted: 2008-02-26
•
Expires: 2023-02-14
Abstract
Abstract A programmable state machine is incorporated into the core of a network processor (NP) to monitor the utilization of different processing elements in the NP and to control the power state of each element as a function of past and predicted utilization. The state machine can be used to control a centralized power management control unit or to control a distributed power management unit where each processing element includes its own state machine. The function of the power management state machine can be implemented in any combination of software and/or hardwired logic, depending on the system design requirements. The monitoring and control are implemented through the use of a power management state change algorithm. The determination of the power state of a processing element accommodates interdependencies between the elements. It also makes adjustments in gain factors in response to actual performance and utilization of the network processor.
Inventors
- 👤 Charles E. Kuhlmann
- 👤 Thomas A. Millard
- 👤 Norman C. Strole
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 13:54
CPC Classifications
G; G06; G06F; G06F1/00; G06F1/26; G06F1/32; G06F1/3203; H; H04; H04L; H04L12/00; H04L12/02; H04L12/10
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
173 words
A method of controlling power state of multiple processing elements in a network processor embedded in a semiconductor chip, wherein each of the processing elements has its own characteristic power and performance curve, and at least some of the processing elements are clocked, comprising the steps of: providing each of the processing elements with a usage indication signal; using a programmable power management state machine to monitor the utilization of each of the processing elements using said usage indication signal and to output an access density signal to a storage location in a ring buffer; and utilizing said state machine and a state control algorithm to control the power state of each of the processing elements based upon its past usage and predicted future utilization, wherein the performance recovery time which is associated with each of the clocked processing elements and which specifies the time required to switch between a low power state and a higher power state, is factored into the step of controlling the power state of the respective processing element.
Claim 2
Independent Claim
173 words
A method of controlling power state of multiple processing elements in a network processor embedded in a semiconductor chip, wherein each of the processing elements has its own characteristic power and performance curve, and at least some of the processing elements are clocked, comprising the steps of: providing each of the processing elements with a usage indication signal; using a programmable power management state machine to monitor the utilization of each of the processing elements using said usage indication signal and to output an access density signal to a storage location in a ring buffer; and utilizing said state machine and a state control algorithm to control the power state of each of the processing elements based upon its past usage and predicted future utilization, wherein the performance recovery time which is associated with each of the clocked processing elements and which specifies the time required to switch between a low power state and a higher power state, is factored into the step of controlling the power state of the respective processing element.
Claim 3
Dependent Claim
55 words
The method according to claim 1 wherein the step of utilizing the state machine and the algorithm includes the step of determining when the respective processing element is to be set to the lower or the higher power state based upon the prior utilization of the processing element and its interdependencies with other processing elements.
Claim 4
Dependent Claim
14 words
The method according to claim 2 wherein the processing element is a packet processor.
Claim 5
Dependent Claim
20 words
The method according to claim 2 wherein the interdependencies are between a dispatching unit and at least one packet processor.
Claim 6
Dependent Claim
32 words
The method according to claim 2 including the additional steps of calculating and adjusting a utilization threshold value for each processing element, and comparing current access frequency to a previously calculated value.
Claim 7
Dependent Claim
32 words
The method according to claim 1 further including the use of the state machine and the algorithm to adjust gain factors in response to actual performance and utilization of the network processor.
Claim 8
Dependent Claim
39 words
The method according to claim 6 including the step of using the control algorithm having an input into which the utilization is fed, and output results of which are compared to a utilization threshold value for the processing element.
Claim 9
Dependent Claim
52 words
The method according to claim 7 further including the use of a status mode control signal as an indicator to one or more processing elements that a power state change has occurred and wherein at least one of the processing elements modifies its operation in response to the change in power state.
Claim 10
Dependent Claim
34 words
The method according to claim 7 including the use of a power control signal to change the power control setting of a processing element in response to a change in the network processor use.
Claim 11
Dependent Claim
25 words
The method according to claim 1 including the use of logic in the programmable state machine to maintain the operational integrity of the network processor.
Claim 12
Dependent Claim
27 words
The method according to claim 1 further including a smoothing function in the algorithm to account for the recovery time of each of the clocked processing elements.
References Cited (Backward Citations)
US4312035A
Cited
US4679191A
Cited
US5251320A
Cited
US5469542A
Cited
US6202097B1
Cited
US5737615A
Cited
US5691948A
Cited
US5983357A
Cited
US5675814A
Cited
JPH1091298A
Cited
US6161187A
Cited
US6125450A
Cited
US6128746A
Cited
US5954820A
Cited
US6657634B1
Cited
US20020049892A1
Cited
US20020194509A1
Cited
US20040003303A1
Cited
US6885974B2
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2011-02-25 | 2011-08-27 | 2012-02-26 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2015-02-25 | 2015-08-27 | 2016-02-26 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2019-02-25 | 2019-08-27 | 2020-02-26 | $7700.00 | Window Closed / Lapsed |