Patent US7266641B2 successfully refreshed from Google Patents.
US7266641B2
Expired / Lapsed
US
⏱️ 0.0 years remaining
CPU, information processing device including the CPU, and controlling method of CPU
Assignee: Sharp Corp
•
Filing: 2003-11-21
•
Granted: 2007-09-04
•
Expires: 2023-11-21
Abstract
Abstract A CPU includes a bus interface, a control unit, an instruction cache, a data cache, a secondary cache, an instruction decoder, an arithmetic unit, and registers. When operations can be performed only with the cache, the CPU inhibits access to external memory and stops power supply to the external memory. With this arrangement, by performing operations in the CPU without using the external memory, it is possible to realize a speedy processing and to stop power supply to the external memory, thus allowing for reduction in power consumption.
Inventors
- 👤 Naoyuki Kamei
- 👤 Sohichi Yoshimura
- 👤 Michiaki Nishimura
- 👤 Yoshio Mizuyama
- 👤 Hiroki Kinoshita
- 👤 Takahiro Minami
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 18:39
CPC Classifications
G; G06; G06F; G06F1/00; G06F1/26; G06F1/32; G06F1/3203; G06F1/3234; G06F1/324; G06F1/325; G06F1/3275; G06F1/3287; G06F12/00; G06F12/02; G06F12/08; G06F12/0802; G06F9/00; G06F9/06; G06F9/46; G06F9/50; G06F9/5005; G06F9/5011; G06F9/5016; G06F9/5094; Y; Y02; Y02D; Y02D10/00
Claims Analysis
Total Claims: 25
Claim 1
Independent Claim
127 words
A CPU, comprising: a cache; power supplying means for supplying power to an external memory, wherein the CPU controls the power supplying means so that power supply to the external memory is stopped when access to the external memory is inhibited; and control means, wherein data are written into the cache and write back is performed to reflect the data written into the cache to an external memory at a desired timing, the control means determining, prior to the execution of a task, whether or not processing of the task is possible only with access to the cache in accordance with the amount of memory needed to process the task, and then, when it is determined that the processing is possible, inhibiting access to the external memory.
Claim 2
Dependent Claim
127 words
A CPU, comprising: a cache; power supplying means for supplying power to an external memory, wherein the CPU controls the power supplying means so that power supply to the external memory is stopped when access to the external memory is inhibited; and control means, wherein data are written into the cache and write back is performed to reflect the data written into the cache to an external memory at a desired timing, the control means determining, prior to the execution of a task, whether or not processing of the task is possible only with access to the cache in accordance with the amount of memory needed to process the task, and then, when it is determined that the processing is possible, inhibiting access to the external memory.
Claim 3
Dependent Claim
27 words
The CPU according to claim 1 , wherein: the control means detect free space in the cache and/or the amount of memory needed to process a task.
Claim 4
Dependent Claim
50 words
The CPU according to claim 2 , wherein: in a situation where access to the external memory is inhibited, when the control means determine that the processing is impossible only with access to the cache, or when a cache miss occurs, the control means permit access to the external memory.
Claim 5
Dependent Claim
37 words
The CPU according to claim 1 , further comprising: clock control means for controlling a clock frequency of an internal clock, the clock control means changing the clock frequency when access to the external memory is inhibited.
Claim 6
Dependent Claim
36 words
The CPU according to claim 1 , wherein: the control means detect an address of a location where unnecessary data are stored in the cache and then free a cache space corresponding to the detected address.
Claim 7
Dependent Claim
35 words
The CPU according to claim 1 , wherein: at the start-up of the CPU, access to the external memory is inhibited after a program and data are loaded into the cache from the external memory.
Claim 8
Dependent Claim
29 words
The CPU according to claim 1 , wherein: the control means determine whether or not access to the external memory is needed when a state of a task changes.
Claim 9
Dependent Claim
43 words
The CPU according to claim 1 , wherein: the control means determine whether or not a program and data in the cache are purged, and then, if not purged, avoid loading the program and the data into the cache from the external memory.
Claim 10
Dependent Claim
126 words
An information processing device comprising: a CPU which writes data into a cache provided therein and performs write back to reflect the written data into the cache to an external memory at a desired timing; the external memory; and power supplying means for supplying power to the external memory, the CPU including control means for determining, prior to the execution of a task, whether or not processing of the task is possible only with access to the cache in accordance with the amount of memory needed to process the task, and then, when it is determined that the processing is possible, inhibiting access to the external memory, the power supplying means stopping power supply to the external memory when access to the external memory is inhibited.
Claim 11
Dependent Claim
126 words
An information processing device comprising: a CPU which writes data into a cache provided therein and performs write back to reflect the written data into the cache to an external memory at a desired timing; the external memory; and power supplying means for supplying power to the external memory, the CPU including control means for determining, prior to the execution of a task, whether or not processing of the task is possible only with access to the cache in accordance with the amount of memory needed to process the task, and then, when it is determined that the processing is possible, inhibiting access to the external memory, the power supplying means stopping power supply to the external memory when access to the external memory is inhibited.
Claim 12
Dependent Claim
31 words
The information processing device according to claim 9 , the external memory includes a plurality of modules, and the control means control power supply with respect to each of the modules.
Claim 13
Dependent Claim
108 words
A controlling method of a CPU which writes data into a cache included therein and performs write back to reflect the data written into the cache to an external memory at a desired timing, the method comprising the steps of: determining, prior to the execution of a task, whether or not processing of the task is possible only with access to the cache in accordance with the amount of memory needed to process the task; and when it is determined that the processing is possible, inhibiting access to the external memory, wherein when access to the external memory is inhibited, power supply to the external memory is stopped.
Claim 14
Dependent Claim
108 words
A controlling method of a CPU which writes data into a cache included therein and performs write back to reflect the data written into the cache to an external memory at a desired timing, the method comprising the steps of: determining, prior to the execution of a task, whether or not processing of the task is possible only with access to the cache in accordance with the amount of memory needed to process the task; and when it is determined that the processing is possible, inhibiting access to the external memory, wherein when access to the external memory is inhibited, power supply to the external memory is stopped.
Claim 15
Dependent Claim
28 words
The method according to claim 11 , further comprising the step of: detecting free space in the cache and/or the amount of memory needed to process a task.
Claim 16
Dependent Claim
50 words
The method according to claim 12 , further comprising the step of: in a situation where access to the external memory is inhibited, when it is determined that the processing is impossible only with access to the cache, or when a cache miss occurs, permitting access to the external memory.
Claim 17
Dependent Claim
28 words
The method according to claim 11 , further comprising the step of: when access to the external memory is inhibited, changing a clock frequency of an internal clock.
Claim 18
Dependent Claim
36 words
The method according to claim 11 , further comprising the steps of: detecting an address of a location where unnecessary data are stored in the cache; and freeing a cache space corresponding to the detected address.
Claim 19
Dependent Claim
38 words
The method according to claim 11 , further comprising the step of: at the start-up of the CPU, inhibiting access to the external memory after a program and data are loaded into the cache from the external memory.
Claim 20
Dependent Claim
30 words
The method according to claim 11 , further comprising the step of: determining whether or not access to the external memory is needed when a state of a task changes.
Claim 21
Dependent Claim
43 words
The method according to claim 11 , further comprising the steps of: determining whether or not a program and data in the cache are purged; and if not purged, avoiding loading the program and the data into the cache from the external memory.
Claim 22
Dependent Claim
123 words
A CPU, comprising: a cache; power supply which supplies power to an external memory, wherein the CPU controls the power supply so that power supply to the external memory is stopped when access to the external memory is inhibited; and controller, wherein data are written into the cache and write back is performed to reflect the data written into the cache to the external memory at a desired timing, the controller determines, prior to the execution of a task, whether or not processing of the task is possible only with access to the cache in accordance with the amount of memory needed to process the task, and then, when it is determined that the processing is possible, inhibiting access to the external memory.
Claim 23
Dependent Claim
123 words
A CPU, comprising: a cache; power supply which supplies power to an external memory, wherein the CPU controls the power supply so that power supply to the external memory is stopped when access to the external memory is inhibited; and controller, wherein data are written into the cache and write back is performed to reflect the data written into the cache to the external memory at a desired timing, the controller determines, prior to the execution of a task, whether or not processing of the task is possible only with access to the cache in accordance with the amount of memory needed to process the task, and then, when it is determined that the processing is possible, inhibiting access to the external memory.
Claim 24
Dependent Claim
127 words
An information processing device comprising: a CPU which writes data into a cache provided therein and performs write back to reflect the written data into the cache to an external memory at a desired timing; the external memory; and power supply which supplies power to the external memory, wherein the CPU including a controller which determines, prior to the execution of a task, whether or not processing of the task is possible only with access to the cache in accordance with the amount of memory needed to process the task, and then, when it is determined that the processing is possible, inhibiting access to the external memory, and wherein the power supply stops power supply to the external memory when access to the external memory is inhibited.
Claim 25
Dependent Claim
127 words
An information processing device comprising: a CPU which writes data into a cache provided therein and performs write back to reflect the written data into the cache to an external memory at a desired timing; the external memory; and power supply which supplies power to the external memory, wherein the CPU including a controller which determines, prior to the execution of a task, whether or not processing of the task is possible only with access to the cache in accordance with the amount of memory needed to process the task, and then, when it is determined that the processing is possible, inhibiting access to the external memory, and wherein the power supply stops power supply to the external memory when access to the external memory is inhibited.
References Cited (Backward Citations)
US5167024A
Cited
JPH06230845A
Cited
US5813022A
Cited
JPH11272347A
Cited
US6332196B1
Cited
US6105141A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2010-09-03 | 2011-03-05 | 2011-09-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2014-09-03 | 2015-03-05 | 2015-09-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2018-09-03 | 2019-03-05 | 2019-09-04 | $7700.00 | Window Closed / Lapsed |