US7186586B2
Expired / Lapsed
US
⏱️ 0.0 years remaining
Integrated circuits and packaging substrates with cavities, and attachment methods including insertion of protruding contact pads into cavities
Assignee: Adeia Semiconductor Technologies LLC
•
Filing: 2005-10-19
•
Granted: 2007-03-06
•
Expires: 2025-10-19
Abstract
Abstract A packaging substrate ( 310 ) includes a semiconductor interposer ( 120 ) and at least one other intermediate substrate ( 110 ), e.g. a BT substrate. The semiconductor interposer has first contact pads ( 136 C) attachable to dies ( 124 ) above the interposer, and second contact pads ( 340 ) attachable to circuitry below the interposer. Through vias ( 330 ) are made in the semiconductor substrate ( 140 ) of the interposer ( 120 ). Conductive paths going through the through vias connect the first contact pads ( 136 C) to the second contact pads ( 340 ). The second contact pads ( 340 ) protrude on the bottom surface of the interposer. These protruding contact pads ( 340 ) are inserted into vias ( 920 ) formed in the top surface of the BT substrate. The vias provide a strong mechanical connection and facilitate the interposer handling, especially if the interposer is thin. In some embodiments, an interposer or a die ( 124.1 ) has vias in the top surface. Protruding contact pads ( 340.1, 340.2 ) of another die ( 124.1, 124.2 ) are inserted into these vias to provide a strong connection.
Inventors
- 👤 Sergey Savastiouk
- 👤 Patrick B. Halahan
- 👤 Sam Kao
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 11:13
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/01; H10W20/021; H10W20/023; H10W20/0245; H10W20/0249; H10W20/0261; H10W20/20; H10W70/00; H10W70/60; H10W70/611; H10W70/62; H10W70/63; H10W70/635; H10W70/67; H10W70/68; H10W70/69; H10W70/698; H10W90/00; H10W90/401; H10W90/701; H10W70/685; H10W72/00; H10W72/20; H10W72/241; H10W72/242; H10W72/281; H10W72/283; H10W72/50; H10W72/551; H10W72/552; H10W72/5522; H10W74/00; H10W74/10; H10W74/15; H10W90/721; H10W90/724; H10W90/731; H10W90/734; H10W90/751; H10W90/754
Claims Analysis
Total Claims: 30
Claim 1
Independent Claim
255 words
A manufacturing method comprising: (1) obtaining an interposer comprising: a semiconductor substrate; one or more first conductive contact pads attachable to circuitry placed above the interposer; one or more second conductive contact pads attachable to circuitry placed below the interposer; and one or more conductive paths passing through the semiconductor substrate and connecting at least one of the first contact pads to at least one of the second contact pads; wherein each of the second contact pads protrudes out at a bottom surface of the interposer; (2) obtaining an intermediate integrated circuit packaging substrate comprising: a dielectric substrate or a plurality of dielectric substrates attached to each other; one or more first conductive contact pads attachable to circuitry above the intermediate substrate; one or more second conductive contact pads attachable to circuitry below the intermediate substrate; one or more conductive paths each of which connects at least one first contact pad of the intermediate substrate to at least one second contact pad of the intermediate substrate; wherein each of the one or more first contact pads of the intermediate substrate is formed in a corresponding via in the top surface of the intermediate substrate, each via extending into at least one of the dielectric substrates; (3) inserting the protruding second contact pads of the interposer into the corresponding vias of the intermediate substrate and attaching the second contact pads to the first contact pads of the intermediate substrate without melting of at least portions of the second contact pads of the interposer in the vias.
Claim 2
Dependent Claim
255 words
A manufacturing method comprising: (1) obtaining an interposer comprising: a semiconductor substrate; one or more first conductive contact pads attachable to circuitry placed above the interposer; one or more second conductive contact pads attachable to circuitry placed below the interposer; and one or more conductive paths passing through the semiconductor substrate and connecting at least one of the first contact pads to at least one of the second contact pads; wherein each of the second contact pads protrudes out at a bottom surface of the interposer; (2) obtaining an intermediate integrated circuit packaging substrate comprising: a dielectric substrate or a plurality of dielectric substrates attached to each other; one or more first conductive contact pads attachable to circuitry above the intermediate substrate; one or more second conductive contact pads attachable to circuitry below the intermediate substrate; one or more conductive paths each of which connects at least one first contact pad of the intermediate substrate to at least one second contact pad of the intermediate substrate; wherein each of the one or more first contact pads of the intermediate substrate is formed in a corresponding via in the top surface of the intermediate substrate, each via extending into at least one of the dielectric substrates; (3) inserting the protruding second contact pads of the interposer into the corresponding vias of the intermediate substrate and attaching the second contact pads to the first contact pads of the intermediate substrate without melting of at least portions of the second contact pads of the interposer in the vias.
Claim 3
Dependent Claim
24 words
The method of claim 1 wherein the operation (3) is performed without melting of any portion of the second contact pads of the interposer.
Claim 4
Dependent Claim
41 words
The method of claim 1 wherein the operation (3) comprises soldering the second contact pads of the interposer to the first contact pads of the intermediate substrate with solder which is not part of the second contact pads of the interposer.
Claim 5
Dependent Claim
33 words
The method of claim 1 wherein after the operation (3) a spacing between the bottom surface of the semiconductor substrate and the top surface of the intermediate substrate is at least 5 μm.
Claim 6
Dependent Claim
28 words
The method of claim 1 wherein at least a portion of the bottom surface of the semiconductor substrate is not covered by any dielectric layer in the interposer.
Claim 7
Dependent Claim
23 words
The method of claim 1 wherein in the operation (3) at least 10 μm of each protrusion is inside of the corresponding via.
Claim 8
Dependent Claim
16 words
The method of claim 1 wherein the intermediate substrate comprises said plurality of the dielectric substrates.
Claim 9
Dependent Claim
23 words
The method of claim 7 wherein each of the vias in the intermediate substrate passes through at least one of the dielectric substrates.
Claim 10
Dependent Claim
37 words
The method of claim 7 wherein the adjacent dielectric substrates are separated by conductive layers, and at least one of the conductive paths of the intermediate substrate passes through the conductive layers and through the dielectric substrates.
Claim 11
Dependent Claim
17 words
The method of claim 9 wherein all of the dielectric substrates are made of the same material.
Claim 12
Dependent Claim
17 words
The method of claim 1 wherein the dielectric substrate or substrates are made of an organic material.
Claim 13
Dependent Claim
17 words
The method of claim 1 wherein the dielectric substrate or substrates are made of bis-maleimide triazine (BT).
Claim 14
Dependent Claim
242 words
A manufacturing method comprising: (1) obtaining a first structure comprising: a first semiconductor substrate; one or more first conductive contact pads attachable to circuitry placed above the first structure; one or more second conductive contact pads attachable to circuitry placed below the first structure; and one or more conductive paths passing through the first semiconductor substrate and connecting at least one of the first contact pads to at least one of the second contact pads; wherein each of the second contact pads is provided by a conductor formed in a corresponding via in the first semiconductor substrate and protruding downward out of the via and out of the first structure at a bottom surface of the first structure, the conductor providing a downward protrusion underneath the via at the bottom surface of the first structure; (2) obtaining a second structure comprising: a second semiconductor substrate; a dielectric layer overlying the second semiconductor substrate; one or more first conductive contact pads attachable to circuitry above the second structure; wherein each of the one or more first contact pads of the second structure is formed in a corresponding via in the top surface of the second structure, each via extending into the dielectric layer; (3) inserting the protrusions formed by the conductors of the first structure into the corresponding vias of the second structure and attaching the protrusions to the first contact pads of the intermediate substrate in the vias in the second structure.
Claim 15
Dependent Claim
242 words
A manufacturing method comprising: (1) obtaining a first structure comprising: a first semiconductor substrate; one or more first conductive contact pads attachable to circuitry placed above the first structure; one or more second conductive contact pads attachable to circuitry placed below the first structure; and one or more conductive paths passing through the first semiconductor substrate and connecting at least one of the first contact pads to at least one of the second contact pads; wherein each of the second contact pads is provided by a conductor formed in a corresponding via in the first semiconductor substrate and protruding downward out of the via and out of the first structure at a bottom surface of the first structure, the conductor providing a downward protrusion underneath the via at the bottom surface of the first structure; (2) obtaining a second structure comprising: a second semiconductor substrate; a dielectric layer overlying the second semiconductor substrate; one or more first conductive contact pads attachable to circuitry above the second structure; wherein each of the one or more first contact pads of the second structure is formed in a corresponding via in the top surface of the second structure, each via extending into the dielectric layer; (3) inserting the protrusions formed by the conductors of the first structure into the corresponding vias of the second structure and attaching the protrusions to the first contact pads of the intermediate substrate in the vias in the second structure.
Claim 16
Dependent Claim
63 words
The method of claim 13 wherein the second structure further comprises: one or more second conductive contact pads attachable to circuitry below the second structure; and one or more conductive paths each of which passes through the second semiconductor substrate and connects at least one first contact pad of the second structure to at least one second contact pad of the second structure.
Claim 17
Dependent Claim
20 words
The method of claim 13 wherein the second structure is an interposer which is an intermediate integrated circuit packaging substrate.
Claim 18
Dependent Claim
28 words
The method of claim 13 wherein after the operation (3) the bottom surface of the first semiconductor substrate is spaced from the top surface of the second structure.
Claim 19
Dependent Claim
34 words
The method of claim 16 wherein after the operation (3) a spacing between the bottom surface of the first semiconductor substrate and the top surface of the second structure is at least 5 μm.
Claim 20
Dependent Claim
30 words
The method of claim 13 wherein at least a portion of the bottom surface of the first semiconductor substrate is not covered by any dielectric layer in the first structure.
Claim 21
Dependent Claim
23 words
The method of claim 13 wherein in the operation (3) at least 10 μm of each protrusion is inside of the corresponding via.
Claim 22
Dependent Claim
211 words
A manufacturing method comprising: (1) obtaining a first structure comprising: a first semiconductor substrate; one or more first conductive contact pads attachable to circuitry placed above the first structure; one or more second conductive contact pads attachable to circuitry placed below the first structure; and one or more conductive paths passing through the first semiconductor substrate and connecting at least one of the first contact pads to at least one of the second contact pads; wherein each of the second contact pads protrudes out at a bottom surface of the first structure; (2) obtaining a second structure comprising: a second semiconductor substrate; a dielectric layer overlying the second semiconductor substrate; one or more first conductive contact pads attachable to circuitry above the second structure; wherein each of the one or more first contact pads of the second structure is formed in a corresponding via in the top surface of the second structure, each via extending into the dielectric layer; (3) inserting the protruding second contact pads of the first structure into the corresponding vias of the second structure and attaching the second contact pads to the first contact pads of the second structure without melting of at least portions of the second contact pads of the first structure in the vias.
Claim 23
Dependent Claim
211 words
A manufacturing method comprising: (1) obtaining a first structure comprising: a first semiconductor substrate; one or more first conductive contact pads attachable to circuitry placed above the first structure; one or more second conductive contact pads attachable to circuitry placed below the first structure; and one or more conductive paths passing through the first semiconductor substrate and connecting at least one of the first contact pads to at least one of the second contact pads; wherein each of the second contact pads protrudes out at a bottom surface of the first structure; (2) obtaining a second structure comprising: a second semiconductor substrate; a dielectric layer overlying the second semiconductor substrate; one or more first conductive contact pads attachable to circuitry above the second structure; wherein each of the one or more first contact pads of the second structure is formed in a corresponding via in the top surface of the second structure, each via extending into the dielectric layer; (3) inserting the protruding second contact pads of the first structure into the corresponding vias of the second structure and attaching the second contact pads to the first contact pads of the second structure without melting of at least portions of the second contact pads of the first structure in the vias.
Claim 24
Dependent Claim
63 words
The method of claim 20 wherein the second structure further comprises: one or more second conductive contact pads attachable to circuitry below the second structure; and one or more conductive paths each of which passes through the second semiconductor substrate and connects at least one first contact pad of the second structure to at least one second contact pad of the second structure.
Claim 25
Dependent Claim
20 words
The method of claim 20 wherein the second structure is an interposer which is an intermediate integrated circuit packaging substrate.
Claim 26
Dependent Claim
25 words
The method of claim 20 wherein the operation (3) is performed without melting of any portion of the second contact pads of the first structure.
Claim 27
Dependent Claim
43 words
The method of claim 20 wherein the operation (3) comprises soldering the second contact pads of the first structure to the first contact pads of the second structure with solder which is not part of the second contact pads of the first structure.
Claim 28
Dependent Claim
34 words
The method of claim 20 wherein after the operation (3) a spacing between the bottom surface of the first semiconductor substrate and the top surface of the second structure is at least 5 μm.
Claim 29
Dependent Claim
30 words
The method of claim 20 wherein at least a portion of the bottom surface of the first semiconductor substrate is not covered by any dielectric layer in the first structure.
Claim 30
Dependent Claim
23 words
The method of claim 20 wherein in the operation (3) at least 10 μm of each protrusion is inside of the corresponding via.
References Cited (Backward Citations)
EP0193128A2
Cited
US5391514A
Cited
JPH08236579A
Cited
DE19531158A1
Cited
US6498074B2
Cited
US20030116859A1
Cited
US6903443B2
Cited
US6163456A
Cited
US6175158B1
Cited
US20020048916A1
Cited
US20010019178A1
Cited
US6661088B1
Cited
US6322903B1
Cited
WO2001045476A1
Cited
US20020036340A1
Cited
US20020074637A1
Cited
US6498381B2
Cited
US20020175421A1
Cited
US20030047798A1
Cited
US20030080437A1
Cited
US20030199123A1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2010-03-05 | 2010-09-04 | 2011-03-06 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2014-03-05 | 2014-09-04 | 2015-03-06 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2018-03-05 | 2018-09-04 | 2019-03-06 | $7700.00 | Window Closed / Lapsed |