US7034401B2
Expired / Lapsed
US
⏱️ 0.0 years remaining
Packaging substrates for integrated circuits and soldering methods
Assignee: Adeia Semiconductor Technologies LLC
•
Filing: 2005-05-05
•
Granted: 2006-04-25
•
Expires: 2025-05-05
Abstract
Abstract A packaging substrate ( 310 ) includes a semiconductor interposer ( 120 ) and at least one other intermediate substrate ( 110 ), e.g. a BT substrate. The semiconductor interposer has first contact pads ( 136 C) attachable to dies ( 124 ) above the interposer, and second contact pads ( 340 ) attachable to circuitry below the interposer. Through vias ( 330 ) are made in the semiconductor substrate ( 140 ) of the interposer ( 120 ). Conductive paths going through the through vias connect the first contact pads ( 136 C) to the second contact pads ( 340 ). The dies ( 124 ) are attached to the interposer after the attachment of the interposer to the BT substrate. In sequential soldering operations, the solder hierarchy is maintained by dissolving some material (e.g. copper) in the solder during soldering to raise the solder's melting temperature. For example, all of the solders may initially have the same melting temperature, but each solder's melting temperature is increased during soldering to prevent the solder from melting in the subsequent soldering operations.
Inventors
- 👤 Sergey Savastiouk
- 👤 Patrick B. Halahan
- 👤 Sam Kao
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 11:08
CPC Classifications
H; H10; H10W; H10W70/00; H10W70/60; H10W70/67; H10W70/69; H10W70/698; H10W20/00; H10W20/01; H10W20/021; H10W20/023; H10W20/0245; H10W20/0249; H10W20/0261; H10W20/20; H10W70/611; H10W70/62; H10W70/63; H10W70/635; H10W90/00; H10W90/401; H10W72/00; H10W72/071; H10W72/072; H10W72/07231; H10W72/07236; H10W72/073; H10W72/20; H10W72/241; H10W72/851; H10W72/874; H10W72/879; H10W90/701; H10W90/751; H10W90/754
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
270 words
A packaging substrate comprising: (1) an interposer comprising: a semiconductor substrate having one or more through vias therein passing between a top surface of the semiconductor substrate and a bottom surface of the semiconductor substrate, the semiconductor substrate having a substantially planar bottom surface; a conductor in each of the through vias, each conductor providing a conductive path through the corresponding through via; wherein the interposer comprises one or more first conductive contact pads attachable to circuitry above the interposer but not attached to any circuitry, one or more second conductive contact pads attachable to circuitry below the interposer, and one or more conductive paths each of which comprises at least one of the conductors and connects at least one of the first contact pads to at least one of the second contact pads; (2) an intermediate substrate having a top surface facing the interposer and having a bottom surface attachable to a printed circuit board, the intermediate substrate comprising: a dielectric substrate or a plurality of dielectric substrates attached to each other; one or more first conductive contact pads attachable to circuitry above the intermediate substrate; one or more second conductive contact pads attachable to a printed circuit board below the intermediate substrate; one or more conductive paths each of which connects at least one first contact pad of the intermediate substrate to at least one second contact pad of the intermediate substrate; wherein at least one first contact pad of the intermediate substrate is attached to at least one second contact pad of the interposer; wherein the top surface of the interposer is not attached to any circuitry.
Claim 2
Dependent Claim
270 words
A packaging substrate comprising: (1) an interposer comprising: a semiconductor substrate having one or more through vias therein passing between a top surface of the semiconductor substrate and a bottom surface of the semiconductor substrate, the semiconductor substrate having a substantially planar bottom surface; a conductor in each of the through vias, each conductor providing a conductive path through the corresponding through via; wherein the interposer comprises one or more first conductive contact pads attachable to circuitry above the interposer but not attached to any circuitry, one or more second conductive contact pads attachable to circuitry below the interposer, and one or more conductive paths each of which comprises at least one of the conductors and connects at least one of the first contact pads to at least one of the second contact pads; (2) an intermediate substrate having a top surface facing the interposer and having a bottom surface attachable to a printed circuit board, the intermediate substrate comprising: a dielectric substrate or a plurality of dielectric substrates attached to each other; one or more first conductive contact pads attachable to circuitry above the intermediate substrate; one or more second conductive contact pads attachable to a printed circuit board below the intermediate substrate; one or more conductive paths each of which connects at least one first contact pad of the intermediate substrate to at least one second contact pad of the intermediate substrate; wherein at least one first contact pad of the intermediate substrate is attached to at least one second contact pad of the interposer; wherein the top surface of the interposer is not attached to any circuitry.
Claim 3
Dependent Claim
49 words
The packaging substrate of claim 1 wherein the intermediate substrate comprises said plurality of the dielectric substrates, with one or more conductive layers present between the adjacent dielectric layers, wherein the one or more conductive paths of the intermediate substrate pass through at least one of the conductive layers.
Claim 4
Dependent Claim
18 words
The packaging substrate of claim 2 wherein the dielectric substrate or substrates are made of an organic material.
Claim 5
Dependent Claim
18 words
The packaging substrate of claim 1 wherein the dielectric substrate or substrates are made of bis-maleimide triazine (BT).
Claim 6
Dependent Claim
13 words
The packaging substrate of claim 1 wherein each conductor is a metal conductor.
Claim 7
Dependent Claim
17 words
The packaging substrate of claim 1 wherein the semiconductor substrate has substantially planar top and bottom surfaces.
Claim 8
Dependent Claim
16 words
The packaging substrate of claim 6 wherein the semiconductor substrate is at most 100 μm thick.
Claim 9
Dependent Claim
16 words
The packaging substrate of claim 1 wherein the interposer has substantially planar top and bottom surfaces.
Claim 10
Dependent Claim
21 words
The packaging substrate of claim 1 wherein the interposer further solder attached to one or more of the first contact pads.
Claim 11
Dependent Claim
42 words
The packaging substrate of claim 1 wherein the interposer comprises a capacitor having a capacitance of at lest 5.0 pF, and/or a resistor having a resistance of at least 10 Ω, and/or an inductor having an inductance of at least 100 nH.
References Cited (Backward Citations)
EP0193128A2
Cited
US5391514A
Cited
JPH08236579A
Cited
DE19531158A1
Cited
US6498074B2
Cited
US20030116859A1
Cited
US6903443B2
Cited
US6163456A
Cited
US6175158B1
Cited
US20020048916A1
Cited
US20010019178A1
Cited
US6661088B1
Cited
US6322903B1
Cited
WO2001045476A1
Cited
US20020036340A1
Cited
US20020074637A1
Cited
US6498381B2
Cited
US20020175421A1
Cited
US20030047798A1
Cited
US20030080437A1
Cited
US20030199123A1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2009-04-24 | 2009-10-24 | 2010-04-25 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2013-04-24 | 2013-10-24 | 2014-04-25 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2017-04-24 | 2017-10-24 | 2018-04-25 | $7700.00 | Window Closed / Lapsed |