Silicon rich barrier layers for integrated circuit devices

Claim 2

A semiconductor device, comprising: a first silicon rich barrier layer comprising silicon and nitrogen formed proximate to a semiconductor substrate; a polysilicon film formed proximate to said first silicon rich barrier layer, wherein said polysilicon film comprises a first region having a first type dopant and a second region having a second type dopant; a second silicon rich barrier layer comprising silicon and nitrogen formed proximate to said polysilicon film; and a conductive layer formed proximate to said second silicon rich barrier layer, wherein: said first silicon rich silicon barrier layer is arranged such that migration of said first and second type dopants from said polysilicon film to said substrate is significantly impeded by said first silicon rich barrier layer; and said second silicon rich silicon barrier layer is arranged such that migration of said first and second type dopants from said polysilicon film to said conductive layer is significantly impeded by said second silicon rich barrier layer.

Claim 3

The semiconductor device of claim 1 wherein said first silicon rich barrier layer is formed over said substrate.

Claim 4

The semiconductor device of claim 1 wherein said first silicon rich barrier layer is formed on said substrate.

Claim 5

The semiconductor device of claim 1 wherein said second silicon rich barrier layer is formed over said polysilicon film.

Claim 6

The semiconductor device of claim 1 wherein said second silicon rich barrier layer is formed on said polysilicon film.

Claim 7

The semiconductor device of claim 1 wherein said first silicon rich barrier layer is formed over said substrate, and wherein said second silicon rich barrier layer is formed over said polysilicon film.

Claim 8

The semiconductor device of claim 1 wherein said first silicon rich barrier layer is formed on said substrate, and wherein said second silicon rich barrier layer is formed on said polysilicon film.

Claim 9

The semiconductor device of claim 1 wherein said first silicon rich barrier layer comprises silicon rich silicon nitride.

Claim 10

The semiconductor device of claim 1 wherein said second silicon rich barrier layer comprises silicon rich silicon nitride.

Claim 11

The semiconductor device of claim 1 wherein said first silicon rich barrier layer comprises silicon rich silicon nitride, and wherein said second silicon rich barrier layer comprises silicon rich silicon nitride.

Claim 12

The semiconductor device of claim 1 wherein said first silicon rich barrier layer comprises silicon rich silicon oxynitride.

Claim 13

The semiconductor device of claim 1 wherein said second silicon rich barrier layer comprises silicon rich silicon oxynitride.

Claim 14

The semiconductor device of claim 1 wherein said first silicon rich barrier layer comprises silicon rich silicon oxynitride, and wherein said second silicon rich barrier layer comprises silicon rich silicon oxynitride.

Claim 15

The semiconductor device of claim 1 wherein said conductive layer comprises a metal, metal silicide, or metal nitride film.

Claim 16

The semiconductor device of claim 1 wherein said conductive layer comprises a tungsten silicide film.

Claim 17

The semiconductor device of claim 1 wherein said first silicon rich barrier layer is about 25 Å to about 1000 Å thick.

Claim 18

The semiconductor device of claim 1 and wherein said second silicon rich barrier layer is about 25 Å to about 1000 Å thick.

Claim 19

The semiconductor device of claim 1 wherein said first silicon rich barrier layer is about 25 Å to about 1000 Å thick, and wherein said second silicon rich barrier layer is about 25 Å to about 1000 Å thick.

Claim 20

The semiconductor device of claim 1 wherein said first silicon rich barrier layer is about 50 Å to about 100 Å thick.

Claim 21

The semiconductor device of claim 1 wherein said second silicon rich barrier layer is about 50 Å to about 100 Å thick.

Claim 22

The semiconductor device of claim 1 wherein said first silicon rich barrier layer is about 50 Å to about 100 Å thick, and wherein said second silicon rich barrier layer is about 50 Å to about 100 Å thick.

Claim 23

A semiconductor device, comprising: a gate oxide layer formed proximate to a semiconductor substrate; a first silicon rich barrier layer comprising silicon and nitrogen formed proximate to said gate oxide layer; a polysilicon film formed proximate to said first silicon barrier layer, wherein said polysilicon film comprises a first region having a first type dopant and a second region having a second type dopant; a second silicon rich barrier layer comprising silicon and nitrogen formed proximate to said polysilicon film; and a conductive layer formed proximate to said second silicon rich barrier layer, wherein: said first silicon rich silicon barrier layer is arranged such that migration of said first and second type dopants from said polysilicon film to said substrate is significantly impeded by said first silicon rich barrier layer; and said second silicon rich silicon barrier layer is arranged such that migration of said first and second type dopants from said polysilicon film to said conductive layer is significantly impeded by said second silicon rich barrier layer.

Claim 24

A semiconductor device, comprising: a gate oxide layer formed proximate to a semiconductor substrate; a first silicon rich barrier layer comprising silicon and nitrogen formed proximate to said gate oxide layer; a polysilicon film formed proximate to said first silicon barrier layer, wherein said polysilicon film comprises a first region having a first type dopant and a second region having a second type dopant; a second silicon rich barrier layer comprising silicon and nitrogen formed proximate to said polysilicon film; and a conductive layer formed proximate to said second silicon rich barrier layer, wherein: said first silicon rich silicon barrier layer is arranged such that migration of said first and second type dopants from said polysilicon film to said substrate is significantly impeded by said first silicon rich barrier layer; and said second silicon rich silicon barrier layer is arranged such that migration of said first and second type dopants from said polysilicon film to said conductive layer is significantly impeded by said second silicon rich barrier layer.

Claim 25

A semiconductor device, comprising: a first silicon rich silicon nitride layer formed proximate to a semiconductor substrate, wherein said first silicon rich silicon nitride layer has a silicon molar percentage of about 65 to about 90 percent; a polysilicon film formed proximate to said first silicon rich silicon nitride layer, wherein said polysilicon film comprises a first region having a first type dopant and a second region having a second type dopant; a second silicon rich silicon nitride layer formed proximate to said polysilicon film, wherein said second silicon rich silicon nitride layer has a silicon molar percentage of about 65 to about 90 percent; and a conductive layer formed proximate to said second silicon rich barrier layer, wherein: said first silicon rich silicon nitride layer is arranged such that migration of said first and second type dopants from said polysilicon film to said substrate is significantly impeded by said first silicon rich nitride layer; and said second silicon rich silicon nitride layer is arranged such that migration of said first and second type dopants from said polysilicon film to said conductive layer is significantly impeded by said second silicon rich nitride layer.

Claim 26

A semiconductor device, comprising: a first silicon rich silicon nitride layer formed proximate to a semiconductor substrate, wherein said first silicon rich silicon nitride layer has a silicon molar percentage of about 65 to about 90 percent; a polysilicon film formed proximate to said first silicon rich silicon nitride layer, wherein said polysilicon film comprises a first region having a first type dopant and a second region having a second type dopant; a second silicon rich silicon nitride layer formed proximate to said polysilicon film, wherein said second silicon rich silicon nitride layer has a silicon molar percentage of about 65 to about 90 percent; and a conductive layer formed proximate to said second silicon rich barrier layer, wherein: said first silicon rich silicon nitride layer is arranged such that migration of said first and second type dopants from said polysilicon film to said substrate is significantly impeded by said first silicon rich nitride layer; and said second silicon rich silicon nitride layer is arranged such that migration of said first and second type dopants from said polysilicon film to said conductive layer is significantly impeded by said second silicon rich nitride layer.

Claim 27

The semiconductor device of claim 23 wherein said first type dopant comprises an N type, and wherein said second type dopant comprises a P type.

Claim 28

The semiconductor device of claim 23 wherein said first silicon rich silicon nitride layer has a silicon molar percentage of about 80 to about 90 percent.

Claim 29

The semiconductor device of claim 23 wherein said second silicon rich silicon nitride layer has a silicon molar percentage of about 80 to about 90 percent.

Claim 30

The semiconductor device of claim 23 wherein said first silicon rich silicon nitride layer has a silicon molar percentage of about 80 to about 90 percent, and wherein said second silicon rich silicon nitride layer has a silicon molar percentage of about 80 to about 90 percent.

Claim 31

A semiconductor device, comprising: a first silicon rich silicon oxynitride layer formed proximate to a semiconductor substrate, wherein said first silicon rich silicon oxynitride layer has a silicon molar percentage of about 55 to about 90 percent; a polysilicon film formed proximate to said first silicon rich silicon oxynitride layer, wherein said polysilicon film comprises a first region having a first type dopant and a second region having a second type dopant; a second silicon rich silicon oxynitride layer formed proximate to said polysilicon film, wherein said second silicon rich silicon oxynitride layer has a silicon molar percentage of about 58 to about 90 percent; and a conductive layer formed proximate to said second silicon rich silicon oxynitride layer, wherein: said first silicon rich silicon oxynitride layer is arranged such that migration of said first and second type dopants from said polysilicon film to said substrate is significantly impeded by said first silicon rich oxynitride layer; and said second silicon rich silicon oxynitride layer is arranged such that migration of said first and second type dopants from said polysilicon film to said conductive layer is significantly impeded by said second silicon rich oxynitride layer.

Claim 32

A semiconductor device, comprising: a first silicon rich silicon oxynitride layer formed proximate to a semiconductor substrate, wherein said first silicon rich silicon oxynitride layer has a silicon molar percentage of about 55 to about 90 percent; a polysilicon film formed proximate to said first silicon rich silicon oxynitride layer, wherein said polysilicon film comprises a first region having a first type dopant and a second region having a second type dopant; a second silicon rich silicon oxynitride layer formed proximate to said polysilicon film, wherein said second silicon rich silicon oxynitride layer has a silicon molar percentage of about 58 to about 90 percent; and a conductive layer formed proximate to said second silicon rich silicon oxynitride layer, wherein: said first silicon rich silicon oxynitride layer is arranged such that migration of said first and second type dopants from said polysilicon film to said substrate is significantly impeded by said first silicon rich oxynitride layer; and said second silicon rich silicon oxynitride layer is arranged such that migration of said first and second type dopants from said polysilicon film to said conductive layer is significantly impeded by said second silicon rich oxynitride layer.

Claim 33

A semiconductor device, comprising: a gate oxide layer formed over a semiconductor substrate; a first silicon rich barrier layer comprising silicon and nitrogen formed over said gate oxide layer, wherein: said first silicon rich barrier layer is selected from the group consisting of silicon rich silicon nitride having a silicon molar percentage between about 65 to about 90 percent and silicon rich silicon oxynitride having a silicon molar percentage between about 55 to about 90 percent; and said first silicon rich barrier layer is about 50 Å to about 100 Å thick; a polysilicon film formed over said first silicon barrier layer, wherein said polysilicon film comprises a first region having a first type dopant and a second region having a second type dopant; a second silicon rich barrier layer comprising silicon and nitrogen formed over said polysilicon film, wherein: said second silicon rich barrier layer is selected from the group consisting of silicon rich silicon nitride having a silicon molar percentage between about 65 to about 90 percent and silicon rich silicon oxynitride having a silicon molar percentage between about 55 to about 90 percent; and said second silicon rich barrier layer is about 50 Å to about 100 Å thick; and a conductive layer formed over said second silicon rich barrier layer, wherein: said conductive layer comprises tungsten silicide; said first silicon rich silicon barrier layer is arranged such that migration of said first and second type dopants from said polysilicon film to said substrate is significantly impeded by said first silicon rich barrier layer; and said second silicon rich silicon barrier layer is arranged such that migration of said first and second type dopants from said polysilicon film to said conductive layer is significantly impeded by said second silicon rich barrier layer.

Claim 34

A semiconductor device, comprising: a gate oxide layer formed over a semiconductor substrate; a first silicon rich barrier layer comprising silicon and nitrogen formed over said gate oxide layer, wherein: said first silicon rich barrier layer is selected from the group consisting of silicon rich silicon nitride having a silicon molar percentage between about 65 to about 90 percent and silicon rich silicon oxynitride having a silicon molar percentage between about 55 to about 90 percent; and said first silicon rich barrier layer is about 50 Å to about 100 Å thick; a polysilicon film formed over said first silicon barrier layer, wherein said polysilicon film comprises a first region having a first type dopant and a second region having a second type dopant; a second silicon rich barrier layer comprising silicon and nitrogen formed over said polysilicon film, wherein: said second silicon rich barrier layer is selected from the group consisting of silicon rich silicon nitride having a silicon molar percentage between about 65 to about 90 percent and silicon rich silicon oxynitride having a silicon molar percentage between about 55 to about 90 percent; and said second silicon rich barrier layer is about 50 Å to about 100 Å thick; and a conductive layer formed over said second silicon rich barrier layer, wherein: said conductive layer comprises tungsten silicide; said first silicon rich silicon barrier layer is arranged such that migration of said first and second type dopants from said polysilicon film to said substrate is significantly impeded by said first silicon rich barrier layer; and said second silicon rich silicon barrier layer is arranged such that migration of said first and second type dopants from said polysilicon film to said conductive layer is significantly impeded by said second silicon rich barrier layer.

Claim 35

A memory cell, comprising: a semiconductor substrate; a first type well formed in said semiconductor substrate; a second type well formed in said semiconductor substrate; a second type region defined in said first type well; a first type region defined in said second type well; an isolation region arranged to isolate said first type active region from said second type active region; a polycilicide gate electrode structure composed of a polysilicon film and an overlying conductive layer, wherein said polysilicon film comprises a first region having a first type dopant and a second region having a second type dopant; a first silicon rich barrier layer comprising silicon and nitrogen formed in said polycilicide gate electrode structure under a substantial portion of said polysilicon film between said polysilicon film and said semiconductor substrate; and a second silicon rich barrier layer formed in said polycilicide gate electrode structure over a substantial portion of said polysilicon film between said polysilicon film and said conductive layer.

Claim 36

A memory cell, comprising: a semiconductor substrate; a first type well formed in said semiconductor substrate; a second type well formed in said semiconductor substrate; a second type region defined in said first type well; a first type region defined in said second type well; an isolation region arranged to isolate said first type active region from said second type active region; a polycilicide gate electrode structure composed of a polysilicon film and an overlying conductive layer, wherein said polysilicon film comprises a first region having a first type dopant and a second region having a second type dopant; a first silicon rich barrier layer comprising silicon and nitrogen formed in said polycilicide gate electrode structure under a substantial portion of said polysilicon film between said polysilicon film and said semiconductor substrate; and a second silicon rich barrier layer formed in said polycilicide gate electrode structure over a substantial portion of said polysilicon film between said polysilicon film and said conductive layer.

Claim 37

The memory cell of claim 30 wherein said first silicon rich barrier layer is arranged such that migration of first and second type dopants from said polysilicon film to said substrate is significantly impeded by said first silicon rich barrier layer.

Claim 38

The memory cell of claim 30 wherein said second silicon rich barrier layer is arranged such that migration of first and second type dopants from said polysilicon film to said conductive layer is significantly impeded by said second silicon rich barrier layer.

Claim 39

The memory cell of claim 30 wherein said first type well comprises a P type.

Claim 40

The memory cell of claim 30 wherein said second type well comprises an N type.

Claim 41

The memory cell of claim 30 wherein said first type region comprises an N type.

Claim 42

The memory cell of claim 30 wherein said second type region comprises a P type.

Claim 43

A memory cell, comprising: a semiconductor substrate; a P well formed in said semiconductor substrate; an N well formed in said semiconductor substrate; an NMOS transistor defining an N type active region in said P well; a PMOS transistor defining a P type active region in said N well; an isolation region arranged to isolate said N type active region from said P type active region; a polycilicide gate electrode structure composed of a polysilicon film and an overlying conductive layer, wherein said polysilicon film comprises an N+ polysilicon layer forming a portion of said NMOS transistor and a P+ polysilicon layer forming a portion of said PMOS transistor; a first silicon rich barrier layer comprising silicon and nitrogen formed in said, polycilicide gate electrode structure under a substantial portion of said polysilicon film between said polysilicon film and said semiconductor substrate, wherein said first silicon rich barrier layer is arranged such that migration of N+ and P+ dopants from said N+ and P+ polysilicon layers to said substrate is significantly impeded by said first silicon rich barrier layer; and a second silicon rich barrier layer comprising silicon and nitrogen formed in said polycilicide gate electrode structure over a substantial portion of said polysilicon film between said polysilicon film and said conductive layer, wherein said second silicon rich barrier layer is arranged such that migration of N+ and P+ dopants from said N+ and P+ polysilicon layers to said conductive layer is significantly impeded by said second silicon rich barrier layer.

Claim 44

A memory cell, comprising: a semiconductor substrate; a P well formed in said semiconductor substrate; an N well formed in said semiconductor substrate; an NMOS transistor defining an N type active region in said P well; a PMOS transistor defining a P type active region in said N well; an isolation region arranged to isolate said N type active region from said P type active region; a polycilicide gate electrode structure composed of a polysilicon film and an overlying conductive layer, wherein said polysilicon film comprises an N+ polysilicon layer forming a portion of said NMOS transistor and a P+ polysilicon layer forming a portion of said PMOS transistor; a first silicon rich barrier layer comprising silicon and nitrogen formed in said, polycilicide gate electrode structure under a substantial portion of said polysilicon film between said polysilicon film and said semiconductor substrate, wherein said first silicon rich barrier layer is arranged such that migration of N+ and P+ dopants from said N+ and P+ polysilicon layers to said substrate is significantly impeded by said first silicon rich barrier layer; and a second silicon rich barrier layer comprising silicon and nitrogen formed in said polycilicide gate electrode structure over a substantial portion of said polysilicon film between said polysilicon film and said conductive layer, wherein said second silicon rich barrier layer is arranged such that migration of N+ and P+ dopants from said N+ and P+ polysilicon layers to said conductive layer is significantly impeded by said second silicon rich barrier layer.

Claim 45

The memory cell of claim 37 wherein said first silicon rich barrier layer comprises silicon rich silicon nitride.

Claim 46

The memory cell of claim 37 wherein said second silicon rich barrier layer comprises silicon rich silicon nitride.

Claim 47

The memory cell of claim 37 wherein said first silicon rich barrier layer comprises silicon rich silicon nitride, and wherein said second silicon rich barrier layer comprises silicon rich silicon nitride.

Claim 48

The memory cell of claim 37 wherein said first silicon rich barrier layer comprises silicon rich silicon oxynitride.

Claim 49

The memory cell of claim 37 wherein said second silicon rich barrier layer comprises silicon rich silicon oxynitride.

Claim 50

The memory cell of claim 37 wherein said first silicon rich barrier layer comprises silicon rich silicon oxynitride, and wherein said second silicon rich barrier layer comprises silicon rich silicon oxynitride.

Claim 51

The memory cell of claim 37 wherein said conductive layer comprises a metal, metal silicide, or metal nitride film.

Claim 52

The memory cell of claim 37 wherein said first silicon rich barrier layer is about 25 Å to about 1000 Å thick.

Claim 53

The memory cell of claim 37 wherein said second silicon rich barrier layer is about 25 Å to about 1000 Å thick.

Claim 54

The memory cell of claim 37 wherein said first silicon rich barrier layer is about 25 Å to about 1000 Å thick, and wherein said second silicon rich barrier layer is about 25 Å to about 1000 Å thick.

Claim 55

The memory cell of claim 37 wherein said first silicon rich barrier layer is about 50 Å to about 100 Å thick.

Claim 56

The memory cell of claim 37 wherein said second silicon rich barrier layer is about 50 Å to about 100 Å thick.

Claim 57

The memory cell of claim 37 wherein said first silicon rich barrier layer is about 50 Å to about 100 Å thick, and wherein said second silicon rich barrier layer is about 50 Å to about 100 Å thick.

Claim 58

A memory cell, comprising: a semiconductor substrate; a P well formed in said semiconductor substrate; an N well formed in said semiconductor substrate; an NMOS transistor defining an N type active region formed in said P well; a PMOS transistor defining a P type active region formed in said N well; an isolation region arranged to isolate said N type active region from said P type active region; a polycilicide gate electrode structure composed of a polysilicon film and an overlying conductive layer, wherein said polysilicon film comprises an N+ polysilicon layer forming a portion of said NMOS transistor and a P+ polysilicon layer forming a portion of said PMOS transistor; a first silicon rich silicon nitride layer formed in said polycilicide gate electrode structure under a substantial portion of said polysilicon film between said polysilicon film and said semiconductor substrate, wherein: said first silicon rich silicon nitride layer is arranged such that migration of N+ and P+ dopants from said N+ and P+ polysilicon layers to said substrate is significantly impeded by said first silicon rich silicon nitride layer; and said first silicon rich silicon nitride layer has a silicon molar percentage of about 65 to about 90 percent; and a second silicon rich barrier layer comprising silicon and nitrogen formed in said polycilicide gate electrode structure over a substantial portion of said polysilicon film between said polysilicon film and said conductive layer, wherein: said second silicon rich silicon nitride layer is arranged such that migration of N+ and P+ dopants from said N+ and P+ polysilicon layers to said conductive layer is significantly impeded by said second silicon rich silicon nitride layer; and said second silicon rich silicon nitride layer has a silicon molar percentage of about 65 to about 90 percent.

Claim 59

A memory cell, comprising: a semiconductor substrate; a P well formed in said semiconductor substrate; an N well formed in said semiconductor substrate; an NMOS transistor defining an N type active region formed in said P well; a PMOS transistor defining a P type active region formed in said N well; an isolation region arranged to isolate said N type active region from said P type active region; a polycilicide gate electrode structure composed of a polysilicon film and an overlying conductive layer, wherein said polysilicon film comprises an N+ polysilicon layer forming a portion of said NMOS transistor and a P+ polysilicon layer forming a portion of said PMOS transistor; a first silicon rich silicon nitride layer formed in said polycilicide gate electrode structure under a substantial portion of said polysilicon film between said polysilicon film and said semiconductor substrate, wherein: said first silicon rich silicon nitride layer is arranged such that migration of N+ and P+ dopants from said N+ and P+ polysilicon layers to said substrate is significantly impeded by said first silicon rich silicon nitride layer; and said first silicon rich silicon nitride layer has a silicon molar percentage of about 65 to about 90 percent; and a second silicon rich barrier layer comprising silicon and nitrogen formed in said polycilicide gate electrode structure over a substantial portion of said polysilicon film between said polysilicon film and said conductive layer, wherein: said second silicon rich silicon nitride layer is arranged such that migration of N+ and P+ dopants from said N+ and P+ polysilicon layers to said conductive layer is significantly impeded by said second silicon rich silicon nitride layer; and said second silicon rich silicon nitride layer has a silicon molar percentage of about 65 to about 90 percent.

Claim 60

A memory cell, comprising: a semiconductor substrate; a P well formed in said semiconductor substrate; an N well formed in said semiconductor substrate; an NMOS transistor defining an N type active region formed in said P well; a PMOS transistor defining a P type active region formed in said N well; an isolation region arranged to isolate said N type active region from said P type active region; a polycilicide gate electrode structure composed of a polysilicon film and an overlying conductive layer, wherein said polysilicon film comprises an N+ polysilicon layer forming a portion of said NMOS transistor and a P+ polysilicon layer forming a portion of said PMOS transistor; a first silicon rich silicon oxynitride layer formed in said polycilicide gate electrode structure under a substantial portion of said polysilicon film between said polysilicon film and said semiconductor substrate, wherein: said first silicon rich silicon oxynitride layer is arranged such that migration of N+ and P+ dopants from said N+ and P+ polysilicon layers to said substrate is significantly impeded by said first silicon rich silicon oxynitride layer; and said first silicon rich silicon oxynitride layer has a silicon molar percentage of about 55 to about 90 percent; and a second silicon rich silicon oxynitride layer comprising silicon and nitrogen formed in said polycilicide gate electrode structure over a substantial portion of said polysilicon film between said polysilicon film and said conductive layer, wherein: said second silicon rich silicon oxynitride layer is arranged such that migration of N+ and P+ dopants from said N+ and P+ polysilicon layers to said conductive layer is significantly impeded by said second silicon rich silicon oxynitride layer; and said second silicon rich silicon oxynitride layer has a silicon molar percentage of about 55 to about 90 percent.

Claim 61

A memory cell, comprising: a semiconductor substrate; a P well formed in said semiconductor substrate; an N well formed in said semiconductor substrate; an NMOS transistor defining an N type active region formed in said P well; a PMOS transistor defining a P type active region formed in said N well; an isolation region arranged to isolate said N type active region from said P type active region; a polycilicide gate electrode structure composed of a polysilicon film and an overlying conductive layer, wherein said polysilicon film comprises an N+ polysilicon layer forming a portion of said NMOS transistor and a P+ polysilicon layer forming a portion of said PMOS transistor; a first silicon rich silicon oxynitride layer formed in said polycilicide gate electrode structure under a substantial portion of said polysilicon film between said polysilicon film and said semiconductor substrate, wherein: said first silicon rich silicon oxynitride layer is arranged such that migration of N+ and P+ dopants from said N+ and P+ polysilicon layers to said substrate is significantly impeded by said first silicon rich silicon oxynitride layer; and said first silicon rich silicon oxynitride layer has a silicon molar percentage of about 55 to about 90 percent; and a second silicon rich silicon oxynitride layer comprising silicon and nitrogen formed in said polycilicide gate electrode structure over a substantial portion of said polysilicon film between said polysilicon film and said conductive layer, wherein: said second silicon rich silicon oxynitride layer is arranged such that migration of N+ and P+ dopants from said N+ and P+ polysilicon layers to said conductive layer is significantly impeded by said second silicon rich silicon oxynitride layer; and said second silicon rich silicon oxynitride layer has a silicon molar percentage of about 55 to about 90 percent.

Claim 62

A memory cell, comprising: a semiconductor substrate; a P well formed in said semiconductor substrate; an N well formed in said semiconductor substrate; an NMOS transistor defining an N type active region in said P well; a PMOS transistor defining a P type active region in said N well; an isolation region arranged to isolate said N type active region from said P type active region; a polycilicide gate electrode structure composed of a polysilicon film and an overlying tungsten silicide conductive layer, wherein said polysilicon film comprises an N+ polysilicon layer forming a portion of said NMOS transistor and a P+ polysilicon layer forming a portion of said PMOS transistor; a first silicon rich barrier layer selected from the group consisting of silicon rich silicon nitride having a silicon molar percentage between about 65 to about 90 percent and silicon rich silicon oxynitride having a silicon molar percentage between about 55 to about 90 percent formed in said polycilicide gate electrode structure under a substantial portion of said polysilicon film between said polysilicon film and said semiconductor substrate, wherein: said first silicon rich barrier layer is arranged such that migration of N+ and P+ dopants from said N+ and P+ polysilicon layers to said substrate is significantly impeded by said first silicon rich barrier layer; and said first silicon rich barrier layer is about 50 Å to about 100 Å thick; and a second silicon rich barrier layer selected from the group consisting of silicon rich silicon nitride having a silicon molar percentage between about 65 to about 90 percent and silicon rich silicon oxynitride having a silicon molar percentage between about 55 to about 90 percent formed in said polycilicide gate electrode structure over a substantial portion of said polysilicon film between said polysilicon film and said conductive layer, wherein: said second silicon rich barrier layer is arranged such that migration of N+ and P+ dopants from said N+ and P+ polysilicon layers to said conductive layer is significantly impeded by said second silicon rich barrier layer; and said second silicon rich barrier layer is about 50 Å to about 100 Å thick.

Claim 63

A memory cell, comprising: a semiconductor substrate; a P well formed in said semiconductor substrate; an N well formed in said semiconductor substrate; an NMOS transistor defining an N type active region in said P well; a PMOS transistor defining a P type active region in said N well; an isolation region arranged to isolate said N type active region from said P type active region; a polycilicide gate electrode structure composed of a polysilicon film and an overlying tungsten silicide conductive layer, wherein said polysilicon film comprises an N+ polysilicon layer forming a portion of said NMOS transistor and a P+ polysilicon layer forming a portion of said PMOS transistor; a first silicon rich barrier layer selected from the group consisting of silicon rich silicon nitride having a silicon molar percentage between about 65 to about 90 percent and silicon rich silicon oxynitride having a silicon molar percentage between about 55 to about 90 percent formed in said polycilicide gate electrode structure under a substantial portion of said polysilicon film between said polysilicon film and said semiconductor substrate, wherein: said first silicon rich barrier layer is arranged such that migration of N+ and P+ dopants from said N+ and P+ polysilicon layers to said substrate is significantly impeded by said first silicon rich barrier layer; and said first silicon rich barrier layer is about 50 Å to about 100 Å thick; and a second silicon rich barrier layer selected from the group consisting of silicon rich silicon nitride having a silicon molar percentage between about 65 to about 90 percent and silicon rich silicon oxynitride having a silicon molar percentage between about 55 to about 90 percent formed in said polycilicide gate electrode structure over a substantial portion of said polysilicon film between said polysilicon film and said conductive layer, wherein: said second silicon rich barrier layer is arranged such that migration of N+ and P+ dopants from said N+ and P+ polysilicon layers to said conductive layer is significantly impeded by said second silicon rich barrier layer; and said second silicon rich barrier layer is about 50 Å to about 100 Å thick.

Claim 64

A memory cell array comprising a plurality of SRAM cell arranged in rows and columns, and wherein each cell of said array is connected to a word line and a pair of bit lines and comprises: a semiconductor substrate; a P well formed in said semiconductor substrate; an N well formed in said semiconductor substrate; a flip-flop formed by two access transistors and a pair of cross coupled inverters, wherein each pair of cross-coupled inverters includes a pull up transistor defining a P type active region in said N well and a pull down transistor defining an N type active region in said P well; an isolation region arranged to isolate said N type active region from said P type active region; a polycilicide gate electrode structure composed of a polysilicon film and an overlying conductive layer, wherein said polysilicon film comprises an N+ polysilicon layer forming a portion of said pull down transistor and a P+ polysilicon layer forming a portion of said pull up transistor; a first silicon rich barrier layer comprising silicon and nitrogen formed in said polycilicide gate electrode structure under a substantial portion of said polysilicon film between said polysilicon film and said semiconductor substrate, wherein said first silicon rich barrier layer is arranged such that migration of N+ and P+ dopants from said N+ and P+ polysilicon layers to said substrate is significantly impeded by said first silicon rich barrier layer; and a second silicon rich barrier layer comprising silicon and nitrogen formed in said polycilicide gate electrode structure over a substantial portion of said polysilicon film between said polysilicon film and said conductive layer, wherein said second silicon rich barrier layer is arranged such that migration of N+ and P+ dopants from said N+ and P+ polysilicon layers to said conductive layer is significantly impeded by said second silicon rich barrier layer.

Claim 65

A memory cell array comprising a plurality of SRAM cell arranged in rows and columns, and wherein each cell of said array is connected to a word line and a pair of bit lines and comprises: a semiconductor substrate; a P well formed in said semiconductor substrate; an N well formed in said semiconductor substrate; a flip-flop formed by two access transistors and a pair of cross coupled inverters, wherein each pair of cross-coupled inverters includes a pull up transistor defining a P type active region in said N well and a pull down transistor defining an N type active region in said P well; an isolation region arranged to isolate said N type active region from said P type active region; a polycilicide gate electrode structure composed of a polysilicon film and an overlying conductive layer, wherein said polysilicon film comprises an N+ polysilicon layer forming a portion of said pull down transistor and a P+ polysilicon layer forming a portion of said pull up transistor; a first silicon rich barrier layer comprising silicon and nitrogen formed in said polycilicide gate electrode structure under a substantial portion of said polysilicon film between said polysilicon film and said semiconductor substrate, wherein said first silicon rich barrier layer is arranged such that migration of N+ and P+ dopants from said N+ and P+ polysilicon layers to said substrate is significantly impeded by said first silicon rich barrier layer; and a second silicon rich barrier layer comprising silicon and nitrogen formed in said polycilicide gate electrode structure over a substantial portion of said polysilicon film between said polysilicon film and said conductive layer, wherein said second silicon rich barrier layer is arranged such that migration of N+ and P+ dopants from said N+ and P+ polysilicon layers to said conductive layer is significantly impeded by said second silicon rich barrier layer.

Claim 66

A computer system including a microprocessor in communication with a memory cell array via a data communication path, wherein said memory cell array comprises a plurality of SRAM cell arranged in rows and columns, and wherein each cell of said array is connected to a word line and a pair of bit lines and comprises: a semiconductor substrate; a P well formed in said semiconductor substrate; an N well formed in said semiconductor substrate; a flip-flop formed by two access transistors and a pair of cross coupled inverters, wherein each pair of cross-coupled inverters includes a pull up transistor defining a P type active region in said N well and a pull down transistor defining an N type active region in said P well; an isolation region arranged to isolate said N type active region from said P type active region; a polycilicide gate electrode structure composed of a polysilicon film and an overlying conductive layer, wherein said polysilicon film comprises an N+ polysilicon layer forming a portion of said pull down transistor and a P+ polysilicon layer forming a portion of said pull up transistor; a first silicon rich barrier layer comprising silicon and nitrogen formed in said polycilicide gate electrode structure under a substantial portion of said polysilicon film between said polysilicon film and said semiconductor substrate, wherein said first silicon rich barrier layer is arranged such that migration of N+ and P+ dopants from said N+ and P+ polysilicon layers to said substrate is significantly impeded by said first silicon rich barrier layer; and a second silicon rich barrier layer comprising silicon and nitrogen formed in said polycilicide gate electrode structure over a substantial portion of said polysilicon film between said polysilicon film and said conductive layer, wherein said second silicon rich barrier layer is arranged such that migration of N+ and P+ dopants from said N+ and P+ polysilicon layers to said conductive layer is significantly impeded by said second silicon rich barrier layer.

Claim 67

A computer system including a microprocessor in communication with a memory cell array via a data communication path, wherein said memory cell array comprises a plurality of SRAM cell arranged in rows and columns, and wherein each cell of said array is connected to a word line and a pair of bit lines and comprises: a semiconductor substrate; a P well formed in said semiconductor substrate; an N well formed in said semiconductor substrate; a flip-flop formed by two access transistors and a pair of cross coupled inverters, wherein each pair of cross-coupled inverters includes a pull up transistor defining a P type active region in said N well and a pull down transistor defining an N type active region in said P well; an isolation region arranged to isolate said N type active region from said P type active region; a polycilicide gate electrode structure composed of a polysilicon film and an overlying conductive layer, wherein said polysilicon film comprises an N+ polysilicon layer forming a portion of said pull down transistor and a P+ polysilicon layer forming a portion of said pull up transistor; a first silicon rich barrier layer comprising silicon and nitrogen formed in said polycilicide gate electrode structure under a substantial portion of said polysilicon film between said polysilicon film and said semiconductor substrate, wherein said first silicon rich barrier layer is arranged such that migration of N+ and P+ dopants from said N+ and P+ polysilicon layers to said substrate is significantly impeded by said first silicon rich barrier layer; and a second silicon rich barrier layer comprising silicon and nitrogen formed in said polycilicide gate electrode structure over a substantial portion of said polysilicon film between said polysilicon film and said conductive layer, wherein said second silicon rich barrier layer is arranged such that migration of N+ and P+ dopants from said N+ and P+ polysilicon layers to said conductive layer is significantly impeded by said second silicon rich barrier layer.