US6867097B1
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of making a memory cell with polished insulator layer
Assignee: Monterey Research LLC
•
Filing: 1999-10-28
•
Granted: 2005-03-15
•
Expires: 2019-10-28
Abstract
Abstract An improved method of making a flash memory cell including a substrate having a floating gate of a first thickness includes depositing an insulator on the substrate and over the floating gate. The insulator is preferably a high quality oxide. A portion of the insulator not covering the floating gate has a second thickness which is greater than the first thickness of the floating gate. The method further includes polishing the insulator until the second thickness is substantially equal to the first thickness. Polishing results in a planar floating gate and insulator layer. The method further includes sequentially depositing a dielectric layer and a control gate layer on the planar floating gate and insulator layer and then etching these layers to complete the stacked gate structure of the memory cell.
Inventors
- 👤 Mark T. Ramsbey
- 👤 Robert B. Ogle
- 👤 Tommy C. Hsiao
- 👤 Angela T. Hui
- 👤 Tuan Duc Pham
- 👤 Marina V. Plat
- 👤 Lewis Shen
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 08:27
CPC Classifications
H; H10; H10D; H10D64/00; H10D64/01; H10D64/013; H10D64/01302; H10D64/01332; H10D64/01336; H10D64/01342; H10D30/00; H10D30/01; H10D30/021; H10D30/0411; H10D64/031; H10D64/035; H10P; H10P95/00; H10P95/06; H10P95/062; H10P14/00; H10P14/60; H10P14/66; H10P14/662; H10P14/69; H10P14/692; H10P14/6921; H10P14/69215
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
161 words
A method of making a flash memory cell including a substrate and a tunnel oxide layer formed on the substrate and a floating gate, the method comprising: depositing an insulator layer comprising a high temperature oxide directly on exposed portions of the tunnel oxide layer and the floating gate, the insulator layer being deposited to a thickness greater than a thickness of the floating gate, wherein the insulator layer is in contact with vertical surfaces of the floating gate to prevent charge leaking from the floating gate, and wherein the insulator layer is formed by a LPCVD process; polishing the insulator layer immediately after the step of depositing the insulator layer to reduce the thickness of the insulator layer and to provide a planar surface that exposes a top surface of the floating gate and the insulator layer; and depositing an ONO layer on the planar surface directly over the exposed top surface of the floating gate and the insulator layer.
Claim 2
Independent Claim
161 words
A method of making a flash memory cell including a substrate and a tunnel oxide layer formed on the substrate and a floating gate, the method comprising: depositing an insulator layer comprising a high temperature oxide directly on exposed portions of the tunnel oxide layer and the floating gate, the insulator layer being deposited to a thickness greater than a thickness of the floating gate, wherein the insulator layer is in contact with vertical surfaces of the floating gate to prevent charge leaking from the floating gate, and wherein the insulator layer is formed by a LPCVD process; polishing the insulator layer immediately after the step of depositing the insulator layer to reduce the thickness of the insulator layer and to provide a planar surface that exposes a top surface of the floating gate and the insulator layer; and depositing an ONO layer on the planar surface directly over the exposed top surface of the floating gate and the insulator layer.
Claim 3
Dependent Claim
16 words
The method of claim 1 , wherein polishing the insulator layer includes using chemical mechanical polishing.
Claim 4
Dependent Claim
38 words
The method of claim 1 , further comprising: depositing a control gate layer on the ONO layer; and etching the control gate layer and the ONO layer to form a stacked gate structure of the flash memory cell.
Claim 5
Independent Claim
163 words
A method of making a flash memory cell having a substrate and a tunnel oxide layer formed on the substrate, the method comprising: depositing a floating gate layer on the tunnel oxide layer to a first thickness; etching the floating gate layer, to provide a floating gate; depositing an insulator layer comprising a high temperature oxide directly on exposed portions of the tunnel oxide layer and the floating gate, wherein the insulator layer has a second thickness that is greater than the first thickness, wherein the insulator layer is in contact with vertical surfaces of the floating gate, and wherein the insulator layer is formed by a LPCVD process; polishing the insulator layer immediately after the step of depositing the insulator layer to provide a planar surface that exposes a top surface of the floating gate and the insulator layer; and depositing an ONO layer on the planar surface directly over the exposed top surface of the floating gate and the insulator layer.
Claim 6
Independent Claim
163 words
A method of making a flash memory cell having a substrate and a tunnel oxide layer formed on the substrate, the method comprising: depositing a floating gate layer on the tunnel oxide layer to a first thickness; etching the floating gate layer, to provide a floating gate; depositing an insulator layer comprising a high temperature oxide directly on exposed portions of the tunnel oxide layer and the floating gate, wherein the insulator layer has a second thickness that is greater than the first thickness, wherein the insulator layer is in contact with vertical surfaces of the floating gate, and wherein the insulator layer is formed by a LPCVD process; polishing the insulator layer immediately after the step of depositing the insulator layer to provide a planar surface that exposes a top surface of the floating gate and the insulator layer; and depositing an ONO layer on the planar surface directly over the exposed top surface of the floating gate and the insulator layer.
Claim 7
Dependent Claim
39 words
The method of claim 4 , wherein the first thickness of the floating gate layer is between approximately 500 Å and 2000 Å, and the second thickness of the insulator layer, is between approximately 1000 Å and 5000 Å.
Claim 8
Dependent Claim
16 words
The method of claim 4 , wherein polishing the insulator layer includes using chemical mechanical polishing.
Claim 9
Dependent Claim
38 words
The method of claim 4 , further comprising: depositing a control gate layer on the ONO layer; and etching the control gate layer and the ONO layer to form a stacked gate structure of the flash memory cell.
Claim 10
Dependent Claim
14 words
The method of claim 4 , wherein the floating gate layer comprises doped polysilicon.
Claim 11
Dependent Claim
15 words
The method of claim 4 , wherein the floating gate layer comprises doped amorphous silicon.
Claim 12
Independent Claim
161 words
A method of making a flash memory cell including a substrate, a tunnel oxide layer formed on the substrate and a floating gate, the method comprising: depositing an insulator layer comprising a high quality oxide directly on the tunnel oxide layer and the floating gate, wherein the insulator layer is deposited to a thickness greater than a thickness of the floating gate, wherein the insulator layer is formed on and in contact with vertical surfaces of the floating gate to prevent charge leaking from the floating gate, and wherein the high quality oxide is formed by a LPCVD process; polishing the insulator layer immediately after the step of depositing the insulator layer to reduce the thickness of the insulator layer and to provide a planar surface that exposes a top surface of the floating gate and the insulator layer; and depositing an ONO layer on the planar surface over the exposed top surface of the floating gate and the insulator layer.
Claim 13
Independent Claim
161 words
A method of making a flash memory cell including a substrate, a tunnel oxide layer formed on the substrate and a floating gate, the method comprising: depositing an insulator layer comprising a high quality oxide directly on the tunnel oxide layer and the floating gate, wherein the insulator layer is deposited to a thickness greater than a thickness of the floating gate, wherein the insulator layer is formed on and in contact with vertical surfaces of the floating gate to prevent charge leaking from the floating gate, and wherein the high quality oxide is formed by a LPCVD process; polishing the insulator layer immediately after the step of depositing the insulator layer to reduce the thickness of the insulator layer and to provide a planar surface that exposes a top surface of the floating gate and the insulator layer; and depositing an ONO layer on the planar surface over the exposed top surface of the floating gate and the insulator layer.
References Cited (Backward Citations)
US4613956A
Cited
US4713142A
Cited
US5808339A
Cited
US5478767A
Cited
US5672892A
Cited
US5962889A
Cited
US6033956A
Cited
US6051467A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2008-03-14 | 2008-09-13 | 2009-03-15 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2012-03-14 | 2012-09-13 | 2013-03-15 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2016-03-14 | 2016-09-13 | 2017-03-15 | $7700.00 | Window Closed / Lapsed |