US6812753B2
Expired / Lapsed
US
⏱️ 0.0 years remaining
System and method for skew compensating a clock signal and for capturing a digital signal using the skew compensated clock signal
Assignee: Micron Technology Inc
•
Filing: 2002-12-06
•
Granted: 2004-11-02
•
Expires: 2022-12-06
Abstract
Abstract A synchronized mirror delay circuit is used to generate an internal clock signal from an external clock signal applied to the synchronized mirror delay. The internal clock signal is then coupled through a clock tree, and a feedback signal is generated that is indicative of the propagation delay of the internal clock signal through the clock tree. The feedback signal is applied to the synchronized mirror delay to allow the synchronized mirror delay to delay the internal clock signal by a delay interval that compensates for the propagation delay in the clock tree. A lock detector may be used to initially generate the internal clock signal directly from the external clock signal. A fine delay circuit that delays the internal clock signal in relatively fine increments may be used to couple the internal clock signal to the clock tree.
Inventors
- 👤 Feng Lin
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 06:08
CPC Classifications
G; G11; G11C; G11C7/00; G11C7/10; G11C7/1051; G11C7/1066; G06; G06F; G06F1/00; G06F1/04; G06F1/10; G11C7/22; G11C7/222; H; H03; H03K; H03K5/00; H03K5/13; H03K5/135; H03K5/15; H03K5/15013; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/081; H03L7/0812; H03L7/0816; H03L7/085; H03L7/095
Claims Analysis
Total Claims: 20
Claim 1
Independent Claim
124 words
A clock skew compensation circuit, comprising: an input buffer having an output terminal and an input terminal coupled to receive an external clock signal; a delay circuit having an output terminal, a first input terminal coupled to the output terminal of the input buffer, and a second input terminal, the delay circuit being operable to generate a delay corresponding to a difference between a clock period of the external clock signal and a lapse in time between a signal applied to the first input terminal and a signal applied to the second input terminal; and a clock tree coupled to the output terminal of the delay circuit, the clock tree having a feedback node coupled to the second input terminal of the delay circuit.
Claim 2
Dependent Claim
124 words
A clock skew compensation circuit, comprising: an input buffer having an output terminal and an input terminal coupled to receive an external clock signal; a delay circuit having an output terminal, a first input terminal coupled to the output terminal of the input buffer, and a second input terminal, the delay circuit being operable to generate a delay corresponding to a difference between a clock period of the external clock signal and a lapse in time between a signal applied to the first input terminal and a signal applied to the second input terminal; and a clock tree coupled to the output terminal of the delay circuit, the clock tree having a feedback node coupled to the second input terminal of the delay circuit.
Claim 3
Dependent Claim
102 words
The clock skew compensation circuit of claim 1 wherein the input buffer delays the external clock signal by a first delay value; and wherein the clock skew compensation circuit further comprises a delay model circuit coupled between the feedback node of the clock tree and the second input terminal of the delay circuit, the delay model circuit providing a delay substantially equal to the first delay value so that the delayed feedback signal applied to the second input terminal of the delay circuit corresponds to the signal from the feedback node of the clock tree delayed by substantially the first delay value.
Claim 4
Dependent Claim
91 words
The clock skew compensation circuit of claim 2 further comprising: a clock driver coupling the output of the delay circuit to the clock tree, the clock driver providing a delay of a second delay value, and wherein the delay model circuit further provides a delay substantially equal to the second delay value so that the delayed feedback signal applied to the second input terminal corresponds to the signal from the feedback node of the clock tree delayed by substantially a sum of the first delay value and the second delay value.
Claim 5
Dependent Claim
157 words
The clock skew compensation circuit of claim 1 further comprising: a switch having a first input terminal coupled to receive the external clock signal, a second input terminal coupled to the output terminal of the delay circuit, an output terminal coupled to the clock tree and a control terminal for receiving a control signal, the switch being operable to couple the output terminal to the first input terminal responsive to the control signal having a first state and coupling the output terminal to the second input terminal responsive to the control signal having a second state; and a detector coupled to the control input of the switch and being operable to determine when the delay circuit has stabilized, the detector being operable to generate the control signal having the first state prior to determining the delay circuit has stabilized and to generate the control signal having the second state responsive to determining the delay circuit has stabilized.
Claim 6
Dependent Claim
69 words
The clock skew compensation circuit of claim 4 wherein the detector comprises a logic circuit that is operable to generate the control signal having the first state prior to a lapse of a predetermined number of periods of the external clock signal, and is operable to generate the control signal having the second state responsive to the lapse of the predetermined number of periods of the external clock signal.
Claim 7
Dependent Claim
27 words
The clock skew compensation circuit of claim 5 wherein the predetermined number of periods of the external clock signal is two periods of the external clock signal.
Claim 8
Dependent Claim
148 words
The clock skew compensation circuit of claim 1 further comprising: a fine delay line coupled between the output of the delay circuit and the clock tree, the fine delay line varying the delay of the fine delay line responsive to a delay control signal applied to a control terminal of the fine delay line; a phase detector having a first input terminal to an output terminal of the fine delay line, a second input terminal, and an output terminal coupled to the control terminal of the fine delay line, the phase detector generating the delay control signal as a function of the phase difference between respective signals applied to its first and second input terminals; and a delay model circuit operable to provide a predetermined delay, the delay model circuit coupling the delayed feedback signal from the clock tree to the second input terminal of the phase detector.
Claim 9
Dependent Claim
35 words
The clock skew compensation circuit of claim 7 wherein the delay model circuit comprises a delay line having a delay with a delay magnitude that is substantially less than the delay of the delay circuit.
Claim 10
Dependent Claim
129 words
A digital signal capture circuit, comprising: a synchronized mirror delay having an output terminal, a measurement delay line input terminal, and a variable delay line input terminal; an input buffer having an input terminal coupled to receive an external clock signal and an output terminal coupled to the variable delay line input terminal of the synchronized mirror delay; a latch having a clock terminal and an input signal terminal coupled to receive the digital signal; and a clock tree coupling the output terminal of the synchronized mirror delay to the clock terminal of the latch, the clock tree having a feedback node coupled to the measurement delay line input terminal to provide a delayed feedback signal corresponding to a signal coupled from the feedback node of the clock tree.
Claim 11
Dependent Claim
129 words
A digital signal capture circuit, comprising: a synchronized mirror delay having an output terminal, a measurement delay line input terminal, and a variable delay line input terminal; an input buffer having an input terminal coupled to receive an external clock signal and an output terminal coupled to the variable delay line input terminal of the synchronized mirror delay; a latch having a clock terminal and an input signal terminal coupled to receive the digital signal; and a clock tree coupling the output terminal of the synchronized mirror delay to the clock terminal of the latch, the clock tree having a feedback node coupled to the measurement delay line input terminal to provide a delayed feedback signal corresponding to a signal coupled from the feedback node of the clock tree.
Claim 12
Dependent Claim
98 words
The digital signal capture circuit of claim 9 wherein the input buffer delays the external clock signal by a first delay value; and wherein the clock skew compensation circuit further comprises a delay model circuit coupled between the feedback node of the clock tree and the measurement delay line input terminal, the delay model circuit providing a delay substantially equal to the first delay value so that the delayed feedback signal applied to the measurement delay line input terminal corresponds to the signal from the feedback node of the clock tree delayed by substantially the first delay value.
Claim 13
Dependent Claim
94 words
The digital signal capture circuit of claim 10 further comprising a clock driver coupling the output of the synchronized mirror delay to the clock tree, the clock driver providing a delay of a second delay value, and wherein the delay model circuit further provides a delay substantially equal to the second delay value so that the delayed feedback signal applied to the measurement delay line input terminal corresponds to the signal from the feedback node of the clock tree delayed by substantially the sum of the first delay value and the second delay value.
Claim 14
Dependent Claim
94 words
The digital signal capture circuit of claim 9 wherein the input buffer delays the external clock signal by a first delay value, and wherein the digital signal is coupled to the latch through a driver circuit that delays the digital signal by a second delay value, and wherein the clock skew compensation circuit further comprises a delay model circuit coupled between the feedback node of the clock tree and the measurement delay line input terminal, the delay model circuit providing a delay substantially equal to the first delay value less the second delay value.
Claim 15
Dependent Claim
161 words
The digital signal capture circuit of claim 9 further comprising: a switch having a first input terminal coupled to receive the external clock signal, a second input terminal coupled to the output terminal of the synchronized mirror delay, an output terminal coupled to the clock tree and a control terminal for receiving a control signal, the switch being operable to couple the output terminal to the first input terminal responsive to the control signal having a first state and coupling the output terminal to the second input terminal responsive to the control signal having a second state; and a detector coupled to the control input of the switch and being operable to determine when the synchronized mirror delay has stabilized, the detector being operable to generate the control signal having the first state prior to determining the synchronized mirror delay has stabilized and to generate the control signal having the second state responsive to determining the synchronized mirror delay has stabilized.
Claim 16
Dependent Claim
69 words
The digital signal capture circuit of claim 13 herein the detector comprises a logic circuit that is operable to generate the control signal having the first state prior to a lapse of a predetermined number of periods of the external clock signal, and is operable to generate the control signal having the second state responsive to the lapse of the predetermined number of periods of the external clock signal.
Claim 17
Dependent Claim
27 words
The digital signal capture circuit of claim 14 wherein the predetermined number of periods of the external clock signal is two periods of the external clock signal.
Claim 18
Dependent Claim
149 words
The digital signal capture circuit of claim 9 further comprising: a fine delay line coupled between the output of the synchronized mirror delay and the clock tree, the fine delay line varying the delay of the fine delay line responsive to a delay control signal applied to a control terminal of the fine delay line; a phase detector having a first input terminal to an output terminal of the fine delay line, a second input terminal, and an output terminal coupled to the control terminal of the fine delay line, the phase detector generating the delay control signal as a function of the phase difference between respective signals applied to its first and second input terminals; and a delay model circuit operable to provide a predetermined delay, the delay model circuit coupling the delayed feedback signal from the clock tree to the second input terminal of the phase detector.
Claim 19
Dependent Claim
36 words
The digital signal capture circuit of claim 16 wherein the delay model circuit comprises a delay circuit having a delay with a delay magnitude that is substantially less than the delay of the synchronized mirror delay.
Claim 20
Dependent Claim
21 words
The digital signal capture circuit of claim 9 wherein the digital signal comprises a digital signal corresponding to a data bit.
References Cited (Backward Citations)
US5087829A
Cited
US5295164A
Cited
US5355037A
Cited
US5544203A
Cited
US5870445A
Cited
US5757218A
Cited
US5838179A
Cited
US6262921B1
Cited
US6026050A
Cited
US6011732A
Cited
US6229360B1
Cited
US6157229A
Cited
US5994934A
Cited
US6342796B2
Cited
US6275555B1
Cited
US6501311B2
Cited
US6323705B1
Cited
US6346838B1
Cited
US6476594B1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2007-11-02 | 2008-05-03 | 2008-11-02 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2011-11-02 | 2012-05-03 | 2012-11-02 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2015-11-02 | 2016-05-03 | 2016-11-02 | $7700.00 | Window Closed / Lapsed |