Patent US6708318B2 successfully refreshed from Google Patents.
US6708318B2
Expired / Lapsed
US
⏱️ 0.0 years remaining
Wiring resistance correcting method
Assignee: Roche Diagnostics GmbH
•
Filing: 2001-09-27
•
Granted: 2004-03-16
•
Expires: 2021-09-27
Abstract
Abstract Where there are wirings with different film thicknesses or a sheet resistance in a non-scraped state of a wiring layer cannot be obtained as a result of the CPM technique, a wiring resistance according to a film thickness when an LSI is manufactured is acquired by automatic processing to reduce its difference from a real resistance, and accurate voltage drop analysis is carried out to reduce malfunction in a real chip. In a semiconductor circuit device with a plurality of kinds of film thicknesses in the same wiring layer, with a variation occurring in the wiring film thickness when wirings are formed on a silicon wafer, or a warp occurring in an upper layer because the stacking of lower layers is not uniform in the manufacturing process of the wiring, an error of the wiring resistance due to the difference in the film thickness or warp of the wiring is corrected to produce a virtual layout data.
Inventors
- 👤 Kazuhiro Satoh
- 👤 Fumihiro Kimura
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-07 03:12
CPC Classifications
G; G06; G06F; G06F30/00; G06F30/30; G06F30/39; G06F30/394; H; H10; H10P; H10P74/00; H10P74/23
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
53 words
A method of designing a semiconductor integrated circuit having a wiring on the surface of a semiconductor substrate, comprising: a wiring resistance correcting step of correcting a resistance of said wiring according to film thickness information, wherein said film thickness information includes a predicted variation from a designed value of wiring film thickness.
Claim 2
Independent Claim
53 words
A method of designing a semiconductor integrated circuit having a wiring on the surface of a semiconductor substrate, comprising: a wiring resistance correcting step of correcting a resistance of said wiring according to film thickness information, wherein said film thickness information includes a predicted variation from a designed value of wiring film thickness.
Claim 3
Dependent Claim
50 words
The method according to claim 1 , wherein said semiconductor substrate is a silicon wafer, and said wiring is a metallic wiring for connecting terminals of transistors arranged on the silicon wafer, said wiring resistance correcting step corrects the resistance of said metallic wiring according to the film thickness information.
Claim 4
Dependent Claim
44 words
The method according to claim 1 , wherein said wiring resistance correcting step comprises the steps of: computing a wiring width so that the resistance of said wiring becomes a specified resistance, and changing a layout data to provide the wiring width thus computed.
Claim 5
Dependent Claim
71 words
The method according to claim 1 , wherein said wiring resistance correcting step comprises the steps: computing a change in a wiring length of an upper layer on the basis of a stacking state of a lower layer in a multiple layer wiring for forming an LSI by stacking a wiring layer and an insulating film layer, and correcting the resistance into a resistance corresponding to the wiring length thus computed.
Claim 6
Dependent Claim
21 words
The method according to claim 1 , wherein said film thickness information includes a designed value of the wiring film thickness.
Claim 7
Dependent Claim
57 words
The method according to claim 5 , wherein said wiring resistance correcting step further comprises determining a corrected value of the wiring film thickness based on the predicted variation, and multiplying the value of said resistance with a ratio of the designed value of the wiring film thickness and the corrected value of the wiring film thickness.
Claim 8
Dependent Claim
24 words
The method according to claim 1 , further comprising the step of analysis processing of the semiconductor integrated circuit based on the corrected resistance.
Claim 9
Dependent Claim
18 words
The method according to claim 7 , wherein the step of analysis processing includes a voltage drop analysis.
Claim 10
Independent Claim
124 words
A method of designing a semiconductor integrated circuit having a wiring on the surface of a semiconductor substrate, comprising: a wiring resistance correcting step of correcting a resistance of said wiring according to film thickness information, wherein said wiring resistance correcting step comprises the steps of: acquiring a varying function by computing a variation from a designed value of wiring film thickness in manufacturing an LSI; computing a wiring film thickness on a real chip formed from said semiconductor substrate on the basis of said varying function; and correcting a layout data which is designed value information of the wiring film thickness on the basis of a difference between the designed value of the wiring film thickness and its value on the real chip.
Claim 11
Independent Claim
124 words
A method of designing a semiconductor integrated circuit having a wiring on the surface of a semiconductor substrate, comprising: a wiring resistance correcting step of correcting a resistance of said wiring according to film thickness information, wherein said wiring resistance correcting step comprises the steps of: acquiring a varying function by computing a variation from a designed value of wiring film thickness in manufacturing an LSI; computing a wiring film thickness on a real chip formed from said semiconductor substrate on the basis of said varying function; and correcting a layout data which is designed value information of the wiring film thickness on the basis of a difference between the designed value of the wiring film thickness and its value on the real chip.
References Cited (Backward Citations)
JPH0955433A
Cited
US6100177A
Cited
US6185722B1
Cited
US6182269B1
Cited
US6429114B1
Cited
JP2000003912A
Cited
US6219631B1
Cited
US20010027553A1
Cited
US20010034595A1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2007-03-16 | 2007-09-15 | 2008-03-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2011-03-16 | 2011-09-15 | 2012-03-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2015-03-16 | 2015-09-15 | 2016-03-16 | $7700.00 | Window Closed / Lapsed |