Patent US6674169B2 successfully refreshed from Google Patents.
← Back to Patent Explorer
US6674169B2 Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor device with titanium silicon oxide layer

Assignee: Micron Technology Inc
•
Filing: 2001-09-24
•
Granted: 2004-01-06
•
Expires: 2021-09-24
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A semiconductor device comprised of a substantially conformal layer of titanium silicon oxide deposited on a semiconductor substrate. The layer of titanium silicon oxide is substantially free of chlorine related impurities. The layer of titanium silicon oxide may have a ratio of silicon to titanium from about 0.1 to about 1.9. The layer of titanium silicon oxide may have a dielectric constant from about 10 to about 30, and a thickness from about 15 angstroms to about 500 angstroms.

Inventors

  • 👤 Gurtej S. Sandhu
  • 👤 Pierre Fazan

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 01:10
CPC Classifications
H; H10; H10P; H10P14/00; H10P14/60; H10P14/66; H10P14/668; C; C23; C23C; C23C16/00; C23C16/22; C23C16/30; C23C16/40; H10P14/63; H10P14/6326; H10P14/6328; H10P14/6334; H10P14/662; H10P14/6681; H10P14/6682; H10P14/69; H10P14/692; H10P14/6921; H10P14/69215; H10P14/6938; H10P14/6939; H10P14/69391; H10P14/69393; H10P14/694; H10P14/6943; H10P14/69433; H10B; H10B12/00; H10B12/01; H10B12/02; H10B12/03; H10B12/033; H10P14/6339; H10P14/69394

Claims Analysis

Total Claims: 10
Claim 1
Independent Claim 75 words
A semiconductor device, comprising a semiconductor substrate having a substantially conformal layer of titanium silicon oxide deposited thereon, said layer of titanium silicon oxide being substantially free of chlorine related impurities, said layer having a ratio of silicon to titanium of from about 0.1 to about 1.9, said layer having a dielectric constant of from about 10 to about 30, and said layer having a thickness of from about 15 Å to about 500 Å.
Claim 2
Dependent Claim 75 words
A semiconductor device, comprising a semiconductor substrate having a substantially conformal layer of titanium silicon oxide deposited thereon, said layer of titanium silicon oxide being substantially free of chlorine related impurities, said layer having a ratio of silicon to titanium of from about 0.1 to about 1.9, said layer having a dielectric constant of from about 10 to about 30, and said layer having a thickness of from about 15 Å to about 500 Å.
Claim 3
Dependent Claim 37 words
The device of claim 1 , wherein the ratio of silicon to titanium present in the titanium silicon oxide layer is about 1, and wherein the dielectric constant of the titanium silicon oxide layer is about 20.
Claim 4
Dependent Claim 19 words
The device of claim 1 , wherein the thickness of the titanium silicon oxide layer is about 15 Å.
Claim 5
Dependent Claim 14 words
The device of claim 1 , wherein the device is a semiconductor memory device.
Claim 6
Dependent Claim 12 words
The device of claim 4 , wherein the device is a DRAM.
Claim 7
Dependent Claim 88 words
A semiconductor device, comprising: a semiconductor substrate; and a titanium silicon oxide dielectric film being substantially free of chlorine related impurities, said film having a ratio of silicon to titanium of from about 0.1 to about 1.9, formed on the semiconductor substrate by exposing the semiconductor substrate to gaseous titanium organometallic precursor, reactive silane-based gas, and gaseous oxidant under conditions effective to cause the gaseous titanium organometallic precursor, reactive silane-based gas and gaseous oxidant to combine and deposit a layer of titanium silicon oxide on the semiconductor substrate.
Claim 8
Dependent Claim 88 words
A semiconductor device, comprising: a semiconductor substrate; and a titanium silicon oxide dielectric film being substantially free of chlorine related impurities, said film having a ratio of silicon to titanium of from about 0.1 to about 1.9, formed on the semiconductor substrate by exposing the semiconductor substrate to gaseous titanium organometallic precursor, reactive silane-based gas, and gaseous oxidant under conditions effective to cause the gaseous titanium organometallic precursor, reactive silane-based gas and gaseous oxidant to combine and deposit a layer of titanium silicon oxide on the semiconductor substrate.
Claim 9
Dependent Claim 180 words
A semiconductor device, comprising: a semiconductor substrate; and a titanium silicon oxide dielectric film being substantially free of chlorine related impurities, said film having a ratio of silicon to titanium of from about 0.1 to about 1.9, formed on the semiconductor substrate by the steps of: a) positioning the semiconductor substrate within a non-plasma cold wall CVD reactor; b) maintaining the semiconductor substrate at a temperature of from about 100° C. to about 500° C.; c) maintaining a pressure within the reactor at from about 150 mTorr to about 100 Torr; and d) introducing gaseous reactants comprising gaseous TDMAT, silane, oxygen, and a carrier gas into the reactor, wherein said TDMAT is introduced at a flow rate of from about 2 sccm to about 50 sccm, said silane is introduced at a flow rate of from about 100 sccm to about 2000 sccm, said oxygen is introduced at a flow rate of from about 200 sccm to about 4000 sccm, and said carrier gas is introduced at a total flow rate of from about 50 sccm to about 2000 sccm.
Claim 10
Dependent Claim 180 words
A semiconductor device, comprising: a semiconductor substrate; and a titanium silicon oxide dielectric film being substantially free of chlorine related impurities, said film having a ratio of silicon to titanium of from about 0.1 to about 1.9, formed on the semiconductor substrate by the steps of: a) positioning the semiconductor substrate within a non-plasma cold wall CVD reactor; b) maintaining the semiconductor substrate at a temperature of from about 100° C. to about 500° C.; c) maintaining a pressure within the reactor at from about 150 mTorr to about 100 Torr; and d) introducing gaseous reactants comprising gaseous TDMAT, silane, oxygen, and a carrier gas into the reactor, wherein said TDMAT is introduced at a flow rate of from about 2 sccm to about 50 sccm, said silane is introduced at a flow rate of from about 100 sccm to about 2000 sccm, said oxygen is introduced at a flow rate of from about 200 sccm to about 4000 sccm, and said carrier gas is introduced at a total flow rate of from about 50 sccm to about 2000 sccm.

References Cited (Backward Citations)

US5203925A Cited
US5376405A Cited
US5391519A Cited
US5629229A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2007-01-05 2007-07-07 2008-01-06 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2011-01-05 2011-07-07 2012-01-06 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2015-01-05 2015-07-07 2016-01-06 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag