Patent US6622921B2 successfully refreshed from Google Patents.
← Back to Patent Explorer
US6622921B2 Expired / Lapsed US ⏱️ 0.0 years remaining

Identification element

Assignee: Meto International GmbH
•
Filing: 1999-05-26
•
Granted: 2003-09-23
•
Expires: 2019-05-26
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The present invention relates to an identification element having an integrated circuit and an antenna coil connected to the integrated circuit. The antenna coil comprises a lower conducting track and an upper conducting track. Each track includes a plurality of turns, with the two tracks being arranged on either side of a dielectric layer. The relative position of the two tracks is such that they overlap substantially only in one selected area or in two selected areas.

Inventors

  • 👤 Richard Altwasser
  • 👤 David Robson

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 19:17
CPC Classifications
G; G08; G08B; G08B13/00; G08B13/22; G08B13/24; G08B13/2402; G08B13/2405; G08B13/2414; G06; G06K; G06K19/00; G06K19/06; G06K19/067; G06K19/07; G06K19/077; G06K19/07749; G06K19/07773; G06K19/07777; G06K19/07779; G06K19/07783; G06K19/07784; G08B13/2417; G08B13/2428; G08B13/2431; G08B13/2434; G08B13/2437

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 116 words
An identification element, comprising: an integrated circuit; an antenna coil connected to said integrated circuit, said antenna coil comprising a lower conducting track and an upper conducting track, each track including a plurality of turns; and a dielectric layer interposed between the upper and lower conducting tracks, wherein a relative position of the upper and lower conducting tracks is such that said upper and lower conducting tracks overlap substantially in one of: one selected area, and in two selected areas, wherein an end of an outer turn and an end of an inner turn of at least one of said upper and lower conducting tracks has a greater width than remaining turns of a corresponding track.
Claim 2
Dependent Claim 116 words
An identification element, comprising: an integrated circuit; an antenna coil connected to said integrated circuit, said antenna coil comprising a lower conducting track and an upper conducting track, each track including a plurality of turns; and a dielectric layer interposed between the upper and lower conducting tracks, wherein a relative position of the upper and lower conducting tracks is such that said upper and lower conducting tracks overlap substantially in one of: one selected area, and in two selected areas, wherein an end of an outer turn and an end of an inner turn of at least one of said upper and lower conducting tracks has a greater width than remaining turns of a corresponding track.
Claim 3
Dependent Claim 102 words
An identification element, comprising: an integrated circuit; an antenna coil connected to said integrated circuit, said antenna coil comprising a lower conducting track and an upper conducting track, each track including a plurality of turns; a dielectric layer interposed between the upper and lower conducting tracks, wherein a relative position of the upper and lower conducting tracks is such that said upper and lower conducting tracks overlap substantially in one of: one selected area, and in two selected area; and an additional dielectric layer interposed between said upper and lower conducting tracks and outside an area where said integrated circuit is disposed.
Claim 4
Dependent Claim 102 words
An identification element, comprising: an integrated circuit; an antenna coil connected to said integrated circuit, said antenna coil comprising a lower conducting track and an upper conducting track, each track including a plurality of turns; a dielectric layer interposed between the upper and lower conducting tracks, wherein a relative position of the upper and lower conducting tracks is such that said upper and lower conducting tracks overlap substantially in one of: one selected area, and in two selected area; and an additional dielectric layer interposed between said upper and lower conducting tracks and outside an area where said integrated circuit is disposed.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2006-09-22 2007-03-24 2007-09-23 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2010-09-22 2011-03-24 2011-09-23 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2014-09-22 2015-03-24 2015-09-23 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag