US6621352B2
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor integrated circuit device
Assignee: Hitachi Ltd
•
Filing: 2001-10-26
•
Granted: 2003-09-16
•
Expires: 2021-10-26
Abstract
Abstract There is provided a semiconductor integrated circuit device for realizing in the higher accuracy the verification of a plurality of operations of a clock generation circuit to form an internal clock signal and enabling verification for various performances of the internal clock signal generation circuit while simplifying the structure thereof. In such semiconductor integrated circuit device, a measuring circuit for conducting at least two kinds of measurements among the measurements of lock time until the predetermined internal clock signal corresponding to the input clock signal can be obtained, the maximum frequency of the internal clock signal and jitter of the internal clock signal is provided to the clock generation circuit to form the internal clock signal corresponding to the input clock signal inputted from an external terminal. Thereby, operations of the clock generation circuit can be verified with higher accuracy within the semiconductor integrated circuit device.
Inventors
- 👤 Takashi Matsumoto
- 👤 Hikaru Suzuki
- 👤 Mitsugu Kusunoki
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 15:39
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/28; G01R31/317; G01R31/31708; G01R31/31709; G01R31/31725; G11; G11C; G11C29/00; G11C29/04; G11C29/08; G11C29/12; G11C29/14; H; H03; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/081; H03L7/0812; H03L7/0814; H03L7/0816; H03L7/085; H03L7/095; H03K; H03K5/00; H03K2005/00013; H03K2005/00019; H03K2005/00058; Y; Y10; Y10S; Y10S331/00; Y10S331/02
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
80 words
A semiconductor integrated circuit device, comprising: a clock generating circuit for forming an internal clock signal corresponding to an input clock signal inputted from an external terminal; and a measuring circuit for conducting at least two kinds of measurement among the measurements of a lock time by the time when the predetermined internal clock signal corresponding to the input clock signal is obtained, of the maximum frequency of the internal clock signal and of jitter of the internal clock signal.
Claim 2
Dependent Claim
80 words
A semiconductor integrated circuit device, comprising: a clock generating circuit for forming an internal clock signal corresponding to an input clock signal inputted from an external terminal; and a measuring circuit for conducting at least two kinds of measurement among the measurements of a lock time by the time when the predetermined internal clock signal corresponding to the input clock signal is obtained, of the maximum frequency of the internal clock signal and of jitter of the internal clock signal.
Claim 3
Dependent Claim
52 words
A semiconductor integrated circuit device according to claim 1 , wherein the clock generating circuit is a PLL circuit for controlling the oscillating operation of an oscillation circuit to attain the matching between the input clock signal inputted from an external terminal and the internal clock signal by controlling the oscillation circuit.
Claim 4
Dependent Claim
79 words
A semiconductor integrated circuit device according to claim 1 , wherein the clock generating circuit is a DLL circuit comprising a variable delay circuit to form the internal clock signal which is delayed for the predetermined delay time from an input clock signal inputted from an external terminal and a control circuit for controlling the delay time to attain the matching between the input clock signal and the internal clock signal by comparing the phases of these clock signals.
Claim 5
Dependent Claim
90 words
A semiconductor integrated circuit device according to claim 1 , wherein the measuring circuit for measuring the lock time comprising: a lock detector for detecting lock/non-lock condition between an input clock signal and an internal clock signal; a counter circuit for counting the input clock signal; and a latch circuit for receiving an output signal of each stage of the counter circuit to hold an output signal of the counter circuit when an output signal formed by a non-lock detector is changed from the non-lock condition to the lock condition.
Claim 6
Dependent Claim
85 words
A semiconductor integrated circuit device according to claim 1 ,wherein the measuring circuit for measuring the maximum frequency comprising: a circuit for always instructing the oscillation circuit to indicate the UP control signal by defining an input corresponding to the internal clock signal supplied to the phase comparator as the fixed level; a counter for counting up the oscillation signal of the oscillation circuit; and a circuit for extracting the counted value of the counter within the reference time formed using the input clock signal.
Claim 7
Dependent Claim
136 words
A semiconductor integrated circuit device according to claim 1 , wherein the measuring circuit for measuring the jitter comprising: a first variable delay circuit forming a first delay signal by receiving the input clock signal; a second variable delay circuit forming a second delay signal by receiving the internal clock signal; and a phase difference circuit forming a binary signal corresponding to a phase difference between the first delay signal and the second delay signal; thereby, to determine, for the predetermined number of times, the jitter from a delay control signal supplied to the first and second variable delay circuits changing from the condition where the output signals of the phase difference circuit are all in one level to the condition where the output signals of the phase difference circuit are all in the other level.
Claim 8
Dependent Claim
131 words
A semiconductor integrated circuit device according to claim 1 , wherein the measuring circuit for measuring the jitter comprising: a first variable delay circuit forming a first delay signal by receiving the input clock signal; a second variable delay circuit forming a second delay signal by receiving the internal clock signal; and a phase difference circuit forming a binary signal corresponding to a phase difference between the first and second delay signals; thereby, to determine the jitter from the delay control signal supplied to the first and second variable delay circuits in which, for the predetermined number of times, an output signal of the phase difference circuit changes from a first predetermined value indicating the rate of one level to a second predetermined value indicating the rate of the other level.
Claim 9
Dependent Claim
62 words
A semiconductor integrated circuit device according to claim 7 , wherein the predetermined number of times is 2 N in which N is a positive integer, the first of the predetermined number of times is about 16% of the 2 N and the second of the predetermined number of times is the value corresponding to about 84% of the 2 N .
Claim 10
Dependent Claim
216 words
A semiconductor integrated circuit device according to claim 1 , wherein the measuring circuit for measuring the jitter comprising: a first variable delay circuit controlled with a control signal formed through a phase comparison between the input clock signal and a first delay signal to form the first delay signal delayed by one period from the input clock signal; a second variable delay circuit structured with a circuit same as the first variable delay circuit to form a second delay signal corresponding to one period of the input clock signal by receiving the control signal; a third variable delay circuit forming, through the reception of the second delay signal, a delayed signal for fine adjustment in the smaller unit delay time corresponding to control signals of the first and second variable delay circuits; and a phase difference circuit forming a binary signal corresponding to a phase difference between the second delay signal and the delayed signal for fine adjustment; thereby, to determine the jitter from the delay control signal supplied to the third variable delay circuit under the condition where output signals of the phase difference circuit are all in one level or in the other level for the predetermined number of times and in the condition where one level and the other level become identical.
Claim 11
Dependent Claim
103 words
A semiconductor integrated circuit device according to claim 1 , wherein the measuring circuit is built in a test circuit to generate a test signal required for the operation of an internal circuit by receiving an input signal inputted via an interface circuit complying to the JTAG, the measuring conditions are set via the interface circuit complying to the JTAG and a plurality of latch circuits are included to fetch the result of the measurement and thereby the result of the measurement fetched by the latch circuits connected serially is outputted as the serial signal via the interface circuit complying to the JTAG.
Claim 12
Dependent Claim
18 words
A semiconductor integrated circuit device according to claim 10 , wherein the measuring circuit has the self-diagnostic function.
References Cited (Backward Citations)
JPH06104746A
Cited
JPH09197024A
Cited
JPH112666A
Cited
JPH1123662A
Cited
JP2000035463A
Cited
JP2002131389A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2006-09-15 | 2007-03-17 | 2007-09-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2010-09-15 | 2011-03-17 | 2011-09-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2014-09-15 | 2015-03-17 | 2015-09-16 | $7700.00 | Window Closed / Lapsed |