Patent US6553513B1 successfully refreshed from Google Patents.
US6553513B1
Expired / Lapsed
US
⏱️ 0.0 years remaining
Emulation suspend mode with differing response to differing classes of interrupts
Assignee: Texas Instruments Inc
•
Filing: 2000-01-14
•
Granted: 2003-04-22
•
Expires: 2020-01-14
Abstract
Abstract Emulation and debug circuitry is provided that can be incorporated into a variety of digital systems. A stop mode of operation is provided in which an associated processor stops processing instructions in response to a debug event. A real-time mode of operation is provided in which the processor stops processing background instructions in response to a debug event, but in which high priority interrupts are still processed. Interrupts are classified and processed accordingly when the processor is stopped by a debug event. While suspended for a debug event, a frame counter keeps track of interrupt debug state if multiple interrupts occur. While running or suspended, the emulation circuitry can jam an instruction into the instruction register of the processor to cause processor resources to be read or written on behalf of the emulation circuitry. Read/write transactions are qualified by an expected frame count to maintain correspondence between test host software and multiple debug/interrupt events. An embodiment of a processor core is provided that is a programmable digital signal processor (DSP) with variable instruction length, offering both high code density and easy programming. Architecture and instruction set are optimized for low power consumption and high efficiency execution of DSP algorithms, such as for wireless telephones, as well as pure control tasks.
Inventors
- 👤 Gary L. Swoboda
- 👤 David R. Matt
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 13:21
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/36; G06F11/362; G06F11/3648; G06F11/3656
Claims Analysis
Total Claims: 19
Claim 1
Independent Claim
214 words
A digital system comprising a processor, wherein the processor is operable to execute a sequence of instructions obtained from an instruction bus connected to an instruction memory circuit, wherein the processor comprises: test port circuitry for receiving test commands from a remote test host; reset circuitry for receiving a reset signal, operable to interrupt execution of the sequence of instructions and to reset the processor; interrupt circuitry for receiving a plurality of interrupt signals, operable to interrupt execution of the sequence of instructions; classification circuitry connected to the interrupt circuitry, operable to classify certain one of the plurality of interrupt signals into at least two classes; emulation circuitry for debug events connected to the test port circuitry, operable to cause the processor to enter a debug suspend state in response to a debug event and to leave the debug suspend state to resume execution of the sequence of instruction in response to a command received by the test port circuitry, wherein normal execution of the sequence of instructions ceases in response to the debug suspend state; and wherein the processor is operable to process interrupts in a first class while in the debug suspend state and the processor is operable to not process interrupts in a second class while in the debug suspend state.
Claim 2
Dependent Claim
214 words
A digital system comprising a processor, wherein the processor is operable to execute a sequence of instructions obtained from an instruction bus connected to an instruction memory circuit, wherein the processor comprises: test port circuitry for receiving test commands from a remote test host; reset circuitry for receiving a reset signal, operable to interrupt execution of the sequence of instructions and to reset the processor; interrupt circuitry for receiving a plurality of interrupt signals, operable to interrupt execution of the sequence of instructions; classification circuitry connected to the interrupt circuitry, operable to classify certain one of the plurality of interrupt signals into at least two classes; emulation circuitry for debug events connected to the test port circuitry, operable to cause the processor to enter a debug suspend state in response to a debug event and to leave the debug suspend state to resume execution of the sequence of instruction in response to a command received by the test port circuitry, wherein normal execution of the sequence of instructions ceases in response to the debug suspend state; and wherein the processor is operable to process interrupts in a first class while in the debug suspend state and the processor is operable to not process interrupts in a second class while in the debug suspend state.
Claim 3
Dependent Claim
37 words
The digital system of claim 1 , wherein the reset circuitry is operable to selectively enable or disable interruption of execution of the sequence of instructions and resetting of the processor while in the debug suspend state.
Claim 4
Dependent Claim
38 words
The digital system of claim 1 , wherein the interrupt circuitry is operable to selectively enable or disable a non-maskable interrupt from interrupting execution of the sequence of instructions while the processor is in the debug suspend state.
Claim 5
Dependent Claim
58 words
The digital system of claim 1 , further comprising interrupt masking circuitry connected to the interrupt circuitry, and wherein the interrupt circuitry is operable to selectively enable or disable a maskable interrupt from interrupting execution of the sequence of instructions while the processor is in the debug suspend state, regardless of the state of the interrupt masking circuitry.
Claim 6
Dependent Claim
29 words
The digital system of claim 1 , wherein the emulation circuitry is operable to postpone a debug suspend state while an interrupt in a first class is being processed.
Claim 7
Dependent Claim
32 words
The digital system of claim 1 , further comprising an additional set of interrupt classification circuitry assigning all or part of the interrupt processing characteristics for interrupts within a first same class.
Claim 8
Dependent Claim
45 words
The digital system of claim 1 , wherein the emulation circuitry is operable to cause the processor to enter a debug suspend state in response to a debug event, wherein the debug event is the occurrence of a selected instruction in the sequence of instructions.
Claim 9
Dependent Claim
46 words
The digital system of claim 1 , wherein the emulation circuitry is operable to cause the processor to enter a debug suspend state in response to a debug event, wherein the debug event is the occurrence of a reset test command from the remote test host.
Claim 10
Dependent Claim
13 words
The digital system of claim 1 , wherein the classification circuitry is programmable.
Claim 11
Dependent Claim
49 words
The digital system of claim 1 being a cellular telephone, further comprising: an integrated keyboard connected to the processor via a keyboard adapter; a display connected to the processor via a display adapter; radio frequency (RF) circuitry connected to the processor; and an aerial connected to the RF circuitry.
Claim 12
Independent Claim
92 words
A method of operating a digital system comprising a microprocessor, wherein the microprocessor is operable to execute a sequence of instructions, comprising the steps of: entering into a debug suspend state; receiving an interrupt signal; classifying the interrupt signal into one of at least two classes; processing an interrupt while in the debug suspend state in response to the classified interrupt signal by executing an interrupt service routine if the interrupt is in a first class and by not executing an interrupt service routine if the interrupt is in a second class.
Claim 13
Independent Claim
92 words
A method of operating a digital system comprising a microprocessor, wherein the microprocessor is operable to execute a sequence of instructions, comprising the steps of: entering into a debug suspend state; receiving an interrupt signal; classifying the interrupt signal into one of at least two classes; processing an interrupt while in the debug suspend state in response to the classified interrupt signal by executing an interrupt service routine if the interrupt is in a first class and by not executing an interrupt service routine if the interrupt is in a second class.
Claim 14
Dependent Claim
22 words
The method of claim 11 , further comprising the step of selectively ignoring a reset request while in the debug suspend state.
Claim 15
Dependent Claim
26 words
The method of claim 11 , further comprising the step of selectively ignoring a non-maskable interrupt request while the processor is in the debug suspend state.
Claim 16
Dependent Claim
39 words
The method of claim 11 , further comprising the steps of: masking an interrupt prior to entering the debug suspend state; and while in the debug suspend state, selectively responding to the masked interrupt even though it is masked.
Claim 17
Dependent Claim
56 words
The method of claim 11 , further comprising the steps of: processing an interrupt service routine (ISR) corresponding to an interrupt signal; saving the classification of the interrupt signal while processing the ISR; preventing entry into a debug suspend state until processing of the ISR is completed if the interrupt signal is in the first class.
Claim 18
Dependent Claim
31 words
The method of claim 11 , wherein the step of entering the debug suspend state is performed in response to the occurrence of a selected instruction in the sequence of instructions.
Claim 19
Dependent Claim
32 words
The method of claim 11 , wherein the step of entering the debug suspend state is performed in response to the occurrence of a reset test command from a remote test host.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2006-04-21 | 2006-10-21 | 2007-04-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2010-04-21 | 2010-10-21 | 2011-04-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2014-04-21 | 2014-10-21 | 2015-04-22 | $7700.00 | Window Closed / Lapsed |