← Back to Patent Explorer
US6531328B1 Expired / Lapsed US ⏱️ 0.0 years remaining

Packaging of light-emitting diode

Assignee: Solidlite Corp
•
Filing: 2001-10-11
•
Granted: 2003-03-11
•
Expires: 2021-10-11
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The present invention of "Packaging of Light-Emitting Diode" is mainly to use silicon wafer as the substrate, whose crystal surface has a specific orientation for etching to form grooves. On the back of silicon substrate, dry etching is used for through-hole electrodes. Meanwhile, the insulating oxide layer or the nitride layer on silicon surface is plated with a reflective layer and an electrode layer, so the LED substrate is actually made of "silicon substrate". Through the procedures including placement of LED chips in the grooves of a silicon substrate, die bonding, wire bonding, encapsulation and cutting, SMD LED can be formed. Compared to traditional LED packaging that uses circuit boards or metal leadframes as main packaging substrates, the present invention is a breakthrough, which uses silicon wafers as substrates, so it has several advantages including good heat dissipation, high heat resistance and easy miniaturization, which are not seen in common LED presently.

Inventors

  • 👤 Hsing Chen

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 22:17
CPC Classifications
H; H10; H10H; H10H20/00; H10H20/80; H10H20/85; H10H20/8506; H10H20/01; H10H20/036; H10H20/855; H10H20/856; H10H20/857; H10H20/858; H10H20/8581; H10W; H10W72/00; H10W72/01; H10W72/0198; H10W90/00; H10W90/701; H10W90/721; H10W90/724; H10W90/751; H10W90/756

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 184 words
A process for forming an LED packaging substrate, comprising the steps of: a. providing a silicon wafer substrate having opposing front and back sides; b. applying photoresist on the front side of the silicon wafer substrate; c. exposing and developing the photoresist to define predetermined areas; d. wet etching the substrate to form groove reflectors; e. applying photoresist on the back side of the silicon wafer substrate; f. exposing and developing the photoresist to define a through-hole pattern in respective aligned relationship with the groove reflectors; g. dry etching the through-hole pattern to form electrode holes through the silicon wafer substrate; h. removing the photoresist from the silicon wafer substrate; i. forming an insulation layer on the front and back sides of the substrate by oxidation or nitridation; j. applying a conductive metal layer by electroplating to the front and back sides of silicon substrate and inside electrode holes; and, k. laser treating the conductive metal layer to cut an electrode surface in the groove reflectors into positive and negative electrode contacting surfaces for respective connection with LED chips placed inside the groove reflectors.
Claim 2
Dependent Claim 184 words
A process for forming an LED packaging substrate, comprising the steps of: a. providing a silicon wafer substrate having opposing front and back sides; b. applying photoresist on the front side of the silicon wafer substrate; c. exposing and developing the photoresist to define predetermined areas; d. wet etching the substrate to form groove reflectors; e. applying photoresist on the back side of the silicon wafer substrate; f. exposing and developing the photoresist to define a through-hole pattern in respective aligned relationship with the groove reflectors; g. dry etching the through-hole pattern to form electrode holes through the silicon wafer substrate; h. removing the photoresist from the silicon wafer substrate; i. forming an insulation layer on the front and back sides of the substrate by oxidation or nitridation; j. applying a conductive metal layer by electroplating to the front and back sides of silicon substrate and inside electrode holes; and, k. laser treating the conductive metal layer to cut an electrode surface in the groove reflectors into positive and negative electrode contacting surfaces for respective connection with LED chips placed inside the groove reflectors.
Claim 3
Dependent Claim 41 words
The process for forming an LED packaging substrate of claim 1 , wherein the conductive metal plating layer provides both electrical conductance and light reflection and is made of materials selected from the group consisting of Ag, Au, Pd, and Pt.
Claim 4
Dependent Claim 34 words
The process for forming an LED packaging substrate of claim 1 , wherein the silicon wafer substrate uses (100) crystallization orientation to form the groove reflectors with declining walls by etching in step d.
Claim 5
Dependent Claim 34 words
The process for forming an LED packaging substrate of claim 1 , wherein the silicon wafer substrate uses (110) crystallization orientation to form the groove reflectors with vertical walls by etching in step d.
Claim 6
Dependent Claim 27 words
The process for forming an LED packaging substrate of claim 1 , wherein the wet etching step includes the step of using an etching solution of KOH.
Claim 7
Dependent Claim 92 words
A process for forming an LED packaging substrate of claim 1 , further comprising the steps of: placing LED chips in the groove reflectors of the silicon wafer substrate; respectively connecting positive and negative electrodes of the LED chips to the positive and negative electrode contacting surfaces of the groove reflectors of the silicon wafer substrate; covering the LED chips and completely filling the groove reflectors with an encapsulating resin; heating the silicon wafer substrate to cure the encapsulating resin; and, cutting the silicon wafer substrate to form individual SMD LED dies.
Claim 8
Dependent Claim 26 words
The process for forming an LED packaging substrate of claim 6 , wherein the encapsulating resin is a transparent and high-temperature resistant silicon rubber or epoxy.

References Cited (Backward Citations)

US5024966A Cited
US6060729A Cited
US6268660B1 Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2006-03-10 2006-09-09 2007-03-11 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2010-03-10 2010-09-09 2011-03-11 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2014-03-10 2014-09-09 2015-03-11 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag