US6525969B1
Expired / Lapsed
US
⏱️ 0.0 years remaining
Decoder apparatus and methods for pre-charging bit lines
Assignee: Monterey Research LLC
•
Filing: 2001-08-10
•
Granted: 2003-02-25
•
Expires: 2021-08-10
Abstract
Abstract Methods and apparatus are disclosed for reading memory cells in a virtual ground memory core, wherein a memory cell is selected to be read and an adjacent memory cell is precharged so as to mitigate leakage current associated with the adjacent cell. Decoder circuitry and methods are disclosed for selecting the memory cell to be read and the adjacent cell to be precharged, which may be used in single bit and dual bit memory devices, and which provide drain-side or source-side current sensing in the read operation.
Inventors
- 👤 Kazuhiro Kurihara
- 👤 Santosh K. Yachareni
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 08:47
CPC Classifications
G; G11; G11C; G11C16/00; G11C16/02; G11C16/06; G11C16/26; G11C16/28; G11C16/04; G11C16/0491; G11C16/24; G11C7/00; G11C7/12; G11C2207/00; G11C2207/06; G11C2207/063
Claims Analysis
Total Claims: 24
Claim 1
Independent Claim
155 words
A flash memory device, comprising: a memory core having a plurality of core memory cells organized in a virtual ground configuration; a first cell in the memory core having a gate terminal connected to a wordline, a drain terminal connected to a first bitline, and a source terminal connected to a second bitline; a second cell in the memory core with a gate connected to the wordline, a drain terminal connected to the second bitline, and a source terminal connected to a third bitline; a third cell in the memory core with a gate connected to the wordline, a drain terminal connected to the third bitline, and a source terminal connected to a fourth bitline; and a decoder operatively connected to the memory core to precharge one of the first and third cells to a non-zero precharge voltage while sensing data stored in the second cell during a read operation associated with the second cell.
Claim 2
Dependent Claim
155 words
A flash memory device, comprising: a memory core having a plurality of core memory cells organized in a virtual ground configuration; a first cell in the memory core having a gate terminal connected to a wordline, a drain terminal connected to a first bitline, and a source terminal connected to a second bitline; a second cell in the memory core with a gate connected to the wordline, a drain terminal connected to the second bitline, and a source terminal connected to a third bitline; a third cell in the memory core with a gate connected to the wordline, a drain terminal connected to the third bitline, and a source terminal connected to a fourth bitline; and a decoder operatively connected to the memory core to precharge one of the first and third cells to a non-zero precharge voltage while sensing data stored in the second cell during a read operation associated with the second cell.
Claim 3
Dependent Claim
118 words
The flash memory device of claim 1 , wherein the decoder comprises: a first switch operative to selectively connect the first bitline to a first one of a drain read voltage, the non-zero precharge voltage, and a ground during the read operation associated with the second cell; a second switch operative to selectively connect the second bitline to a second one of the drain read voltage, the non-zero precharge voltage, and the ground during the read operation associated with the second cell; and a third switch operative to selectively connect the third bitline to a third one of the drain read voltage, the non-zero precharge voltage, and the ground during the read operation associated with the second cell.
Claim 4
Dependent Claim
45 words
The flash memory device of claim 2 , wherein the decoder further comprises a fourth switch operative to selectively connect the fourth bitline to one of the drain read voltage, the precharge voltage, and the ground during the read operation associated with the second cell.
Claim 5
Dependent Claim
232 words
A flash memory device, comprising: a memory core having a plurality of core memory cells organized in a virtual ground configuration; a first cell in the memory core having a gate terminal connected to a wordline, a drain terminal connected to a first bitline, and a source terminal connected to a second bitline; a second cell in the memory core with a gate connected to the wordline, a drain terminal connected to the second bitline, and a source terminal connected to a third bitline; a third cell in the memory core with a gate connected to the wordline, a drain terminal connected to the third bitline, and a source terminal connected to a fourth bitline; and a decoder operatively connected to the memory core to precharge one of the first and third cells during a read operation associated with the second cell; wherein the decoder comprises: a first switch operative to selectively provide a precharge voltage to the first bitline during the read operation associated with the second cell; a second switch operative to selectively connect the second bitline to a first one of a drain read voltage and a ground during the read operation associated with the second cell; and a third switch operative to selectively connect the third bitline to a second one of the drain read voltage, and the ground during the read operation associated with the second cell.
Claim 6
Dependent Claim
232 words
A flash memory device, comprising: a memory core having a plurality of core memory cells organized in a virtual ground configuration; a first cell in the memory core having a gate terminal connected to a wordline, a drain terminal connected to a first bitline, and a source terminal connected to a second bitline; a second cell in the memory core with a gate connected to the wordline, a drain terminal connected to the second bitline, and a source terminal connected to a third bitline; a third cell in the memory core with a gate connected to the wordline, a drain terminal connected to the third bitline, and a source terminal connected to a fourth bitline; and a decoder operatively connected to the memory core to precharge one of the first and third cells during a read operation associated with the second cell; wherein the decoder comprises: a first switch operative to selectively provide a precharge voltage to the first bitline during the read operation associated with the second cell; a second switch operative to selectively connect the second bitline to a first one of a drain read voltage and a ground during the read operation associated with the second cell; and a third switch operative to selectively connect the third bitline to a second one of the drain read voltage, and the ground during the read operation associated with the second cell.
Claim 7
Dependent Claim
45 words
The flash memory device of claim 4 , wherein the second switch connects the second bitline to the drain read voltage through a current sensor and the third switch connects the third bitline to the ground during the read operation associated with the second cell.
Claim 8
Dependent Claim
45 words
The flash memory device of claim 4 , wherein the second switch connects the second bitline to the ground through a current sensor and the third switch connects the third bitline to the drain read voltage during the read operation associated with the second cell.
Claim 9
Dependent Claim
36 words
The flash memory device of claim 4 , wherein the decoder further comprises a fourth switch operative to selectively provide the precharge voltage to the fourth bitline during the read operation associated with the second cell.
Claim 10
Dependent Claim
44 words
The flash memory device of claim 7 , wherein second switch connects the second bitline to the drain read voltage and the third switch connects the third bitline to the ground through a current sensor during the read operation associated with the second cell.
Claim 11
Dependent Claim
45 words
The flash memory device of claim 7 , wherein the second switch connects the second bitline to the ground and the third switch connects the third bitline to the drain read voltage through a current sensor during the read operation associated with the second cell.
Claim 12
Dependent Claim
70 words
The flash memory device of claim 4 , wherein the decoder further comprises a fourth switch operative to selectively provide the precharge voltage to the fourth bitline during the read operation associated with the second cell, wherein the decoder selectively provides the precharge voltage to one of the first and fourth bitlines using one of the first and fourth switches, respectively, during the read operation associated with the second cell.
Claim 13
Dependent Claim
61 words
The flash memory device of claim 10 , wherein the decoder connects the drain read voltage to the second bitline through a current sensor using the second switch, connects the third bitline to the ground using the third switch, and connects the precharge voltage to the first bitline using the first switch during the read operation associated with the second cell.
Claim 14
Dependent Claim
61 words
The flash memory device of claim 10 , wherein the decoder connects the drain read voltage to the second bitline using the second switch, connects the third bitline to the ground through a current sensor using the third switch, and connects the precharge voltage to the fourth bitline using the fourth switch during the read operation associated with the second cell.
Claim 15
Dependent Claim
61 words
The flash memory device of claim 10 , wherein the decoder connects the drain read voltage to the third bitline through a current sensor using the third switch, connects the second bitline to the ground using the second switch, and connects the precharge voltage to the fourth bitline using the fourth switch during the read operation associated with the second cell.
Claim 16
Dependent Claim
61 words
The flash memory device of claim 10 , wherein the decoder connects the drain read voltage to the third bitline using the third switch, connects the second bitline to the ground through a current sensor using the second switch, and connects the precharge voltage to the first bitline using the first switch during the read operation associated with the second cell.
Claim 17
Dependent Claim
75 words
The flash memory device of claim 4 , wherein the second cell comprises a dual bit memory cell having first and second data bits, and wherein the decoder connects the drain read voltage to the second bitline using the second switch, connects the third bitline to the ground using the third switch, and connects the precharge voltage to the first bitline using the first switch while reading the first data bit of the second cell.
Claim 18
Dependent Claim
65 words
The flash memory device of claim 15 , wherein the decoder connects the second bitline to the ground using the second switch and connects the drain read voltage to the third bitline using the third switch, and wherein the decoder further comprises a fourth switch operative to connect the precharge voltage to the fourth bitline while reading the second data bit of the second cell.
Claim 19
Dependent Claim
75 words
The flash memory device of claim 10 , wherein the first, second, third, and fourth switches individually comprise a column select switch, a byte select switch and sector select switch, and wherein the decoder selectively provides control signals to the column select, byte select and sector select switches to selectively connect the first, second, third, and fourth bitlines to one of the drain read voltage, the precharge voltage, and the ground during the read operation.
Claim 20
Independent Claim
109 words
A method of reading a memory cell in a memory core having a first cell with a drain terminal connected to a first bitline, and a source terminal connected to a second bitline, a second cell with a drain terminal connected to the second bitline, and a source terminal connected to a third bitline, and a third cell with a drain terminal connected to the third bitline, and a source terminal connected to a fourth bitline, the method comprising: selecting the second cell to be read; precharging one of the first and third cells; and reading the second cell while precharging the one of the first and third cells.
Claim 21
Independent Claim
109 words
A method of reading a memory cell in a memory core having a first cell with a drain terminal connected to a first bitline, and a source terminal connected to a second bitline, a second cell with a drain terminal connected to the second bitline, and a source terminal connected to a third bitline, and a third cell with a drain terminal connected to the third bitline, and a source terminal connected to a fourth bitline, the method comprising: selecting the second cell to be read; precharging one of the first and third cells; and reading the second cell while precharging the one of the first and third cells.
Claim 22
Independent Claim
138 words
A method of reading a memory cell in a memory core having a first cell with a drain terminal connected to a first bitline, and a source terminal connected to a second bitline, a second cell with a drain terminal connected to the second bitline, and a source terminal connected to a third bitline, and a third cell with a drain terminal connected to the third bitline, and a source terminal connected to a fourth bitline, the method comprising: selecting the second cell to be read; precharging one of the first and third cells; and reading the second cell; wherein reading the second cell comprises: connecting the second bitline to a first one of a drain read voltage and a ground; and connecting the third bitline to a second one of the drain read voltage and the ground.
Claim 23
Independent Claim
138 words
A method of reading a memory cell in a memory core having a first cell with a drain terminal connected to a first bitline, and a source terminal connected to a second bitline, a second cell with a drain terminal connected to the second bitline, and a source terminal connected to a third bitline, and a third cell with a drain terminal connected to the third bitline, and a source terminal connected to a fourth bitline, the method comprising: selecting the second cell to be read; precharging one of the first and third cells; and reading the second cell; wherein reading the second cell comprises: connecting the second bitline to a first one of a drain read voltage and a ground; and connecting the third bitline to a second one of the drain read voltage and the ground.
Claim 24
Dependent Claim
29 words
The method of claim 19 , wherein precharging the one of the first and third cells comprises connecting one of the first and fourth bitlines to a precharge voltage.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2006-02-24 | 2006-08-26 | 2007-02-25 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2010-02-24 | 2010-08-26 | 2011-02-25 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2014-02-24 | 2014-08-26 | 2015-02-25 | $7700.00 | Window Closed / Lapsed |