← Back to Patent Explorer
US6507220B1 Expired / Lapsed US ⏱️ 0.0 years remaining

Correction of duty-cycle distortion in communications and other circuits

Assignee: Xilinx Inc
•
Filing: 2001-09-28
•
Granted: 2003-01-14
•
Expires: 2021-09-28
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A typical occurrence in communication circuits, such as transmitters and receivers, is the internal transfer of a sequence of pulses, known as a clock signal, from an amplifier to a digital circuit. For proper operation, it is critical that the digital circuit accurately comprehends the clock signal. However, in some communications circuits a phenomenon called duty-cycle distortion—that is, a distortion of the apparent duration of the pulses in clock signals—causes the digital circuit to read the clock signals as having a longer or shorter duration than intended. Accordingly, the inventors devised unique circuitry for correcting or preventing this distortion. One exemplary circuit uses a voltage divider, comprising a pair of transistors, to set the DC or average voltage of the clock signals input to the digital circuit at a level approximating the logic threshold voltage of the digital circuit. In another example, a feedback circuit drives the DC or average voltage of signals input to the digital circuit to match a reference voltage that is substantially equal to the logic threshold voltage. In both examples, equating the DC or average voltage of the clock signals to the logic threshold voltage of the digital circuit reduces or prevents duty-cycle distortion.

Inventors

  • 👤 Eric Douglas Groen
  • 👤 Charles Walter Boecker

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-06 03:12
CPC Classifications
H; H03; H03K; H03K5/00; H03K5/003; H03K5/007; H03K5/01; H03K5/08; H03K5/082; H03K5/156; H03K5/1565

Claims Analysis

Total Claims: 13
Claim 1
Independent Claim 101 words
A circuit comprising: an amplifier having an output for providing a clock signal; a digital circuit having an input coupled to the output of the amplifier; a filter having an input connected to the clock signal; a reference circuit having an output for producing a reference voltage; a differential amplifier having first and second inputs and an output, with the first input coupled to the output of the filter, the second input coupled to the output of the reference circuit, and the output connected to the output of the amplifier, the differential amplifier adjusting the average voltage of the clock signal.
Claim 2
Dependent Claim 101 words
A circuit comprising: an amplifier having an output for providing a clock signal; a digital circuit having an input coupled to the output of the amplifier; a filter having an input connected to the clock signal; a reference circuit having an output for producing a reference voltage; a differential amplifier having first and second inputs and an output, with the first input coupled to the output of the filter, the second input coupled to the output of the reference circuit, and the output connected to the output of the amplifier, the differential amplifier adjusting the average voltage of the clock signal.
Claim 3
Dependent Claim 22 words
The circuit of claim 1 , wherein the output of the differential amplifier is coupled to the input of the digital circuit.
Claim 4
Dependent Claim 42 words
The circuit of claim 1 : wherein the circuit further comprises first and second supply nodes; and wherein the reference circuit comprises first and second resistors coupled respectively between the input of the digital circuit and the first and second supply nodes.
Claim 5
Dependent Claim 13 words
The circuit of claim 3 , wherein the resistors have approximately equal resistances.
Claim 6
Dependent Claim 43 words
The circuit of claim 1 : wherein the circuit further comprises first and second supply nodes; and wherein the reference circuit comprises first and second diode-connected transistors coupled respectively between the input of the digital circuit and the first and second supply nodes.
Claim 7
Dependent Claim 38 words
The circuit of claim 5 , wherein the digital circuit includes a plurality of n-type and p-type transistors having a predetermined size ratio and wherein the first and second diode-connected transistors have substantially the same predetermined size ratio.
Claim 8
Dependent Claim 15 words
The circuit of claim 6 , wherein each of the transistors is a field-effect transistor.
Claim 9
Dependent Claim 9 words
A receiver comprising the circuit of claim 6 .
Claim 10
Dependent Claim 9 words
A transmitter comprising the circuit of claim 6 .
Claim 11
Dependent Claim 9 words
A processor comprising the circuit of claim 6 .
Claim 12
Dependent Claim 11 words
A programmable integrated circuit comprising the circuit of claim 1 .
Claim 13
Dependent Claim 24 words
A system comprising first and second electronic devices with at least one of the devices comprising the programmable integrated circuit of claim 11 .

References Cited (Backward Citations)

US5477180A Cited
US6411145B1 Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2006-01-13 2006-07-15 2007-01-14 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2010-01-13 2010-07-15 2011-01-14 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2014-01-13 2014-07-15 2015-01-14 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag