Patent US2954091A successfully refreshed from Google Patents.
Patent US3196332A successfully refreshed from Google Patents.
US6501313B2
Expired / Lapsed
US
⏱️ 0.0 years remaining
Dynamic duty cycle adjuster
Assignee: LinkedIn Corp
•
Filing: 2000-12-27
•
Granted: 2002-12-31
•
Expires: 2020-12-27
Abstract
Abstract A method of controlling a clock signal in a clock distribution network, by detecting an error in a duty cycle of the clock signal, and dynamically adjusting the body voltage of one or more devices in the clock distribution network, based on the detected error. Where the electronic device is a p-type device, the adjustment may be performed by reducing the body voltage of the p-type device with respect to a supply voltage. Where the electronic device is an n-type device, the adjustment may be performed by increasing the body voltage of the n-type device with respect to a reference plane. The invention may be implemented digitally, that is, with the body voltage of the electronic device being adjusted by selectively connecting a body contact of the device to one of several discrete voltages using a multiplexer. Alternatively, the invention may be implemented in an analog fashion, such as by applying an analog signal to the body contact, wherein the analog signal is generated using an asymmetric charge-pump and filter connected to the clock signal.
Inventors
- 👤 David William Boerstler
- 👤 Daniel Mark Dreps
- 👤 Byron Lee Krauter
- 👤 Hung Cai Ngo
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 20:47
CPC Classifications
H; H03; H03K; H03K5/00; H03K5/156; H03K5/1565
Claims Analysis
Total Claims: 21
Claim 1
Independent Claim
65 words
A method of controlling a clock signal for an electronic system, comprising the steps of: detecting an error in a duty cycle of a clock signal in a clock distribution network of the electronic system; and dynamically adjusting, to any one of at least three voltages, a body voltage of at least one electronic device in the clock distribution network, based on the detected error.
Claim 2
Independent Claim
65 words
A method of controlling a clock signal for an electronic system, comprising the steps of: detecting an error in a duty cycle of a clock signal in a clock distribution network of the electronic system; and dynamically adjusting, to any one of at least three voltages, a body voltage of at least one electronic device in the clock distribution network, based on the detected error.
Claim 3
Dependent Claim
35 words
The method of claim 1 wherein: the electronic device is a p-type device; and said adjusting step includes the step of reducing the body voltage of the p-type device with respect to a supply voltage.
Claim 4
Dependent Claim
35 words
The method of claim 1 wherein: the electronic device is an n-type device; and said adjusting step includes the step of increasing the body voltage of the n-type device with respect to a reference plane.
Claim 5
Dependent Claim
118 words
The method of claim 1 wherein: the clock distribution network includes an inverter chain having a plurality of inverters; each of the inverters has at least one p-type device and one n-type device; and said adjusting step includes the steps of adjusting the body voltages of the p-type devices in odd-numbered ones of the inverters while adjusting the body voltages of the n-type device in even-numbered ones of the inverters to affect a falling edge of the clock signal, and adjusting the body voltages of the p-type devices in even-numbered ones of the inverters while adjusting the body voltages of the n-type device in odd-numbered ones of the inverters to affect a rising edge of the clock signal.
Claim 6
Dependent Claim
32 words
The method of claim 1 wherein said adjusting step includes the step of connecting a body contact of the electronic device to one of a plurality of discrete voltages using a multiplexer.
Claim 7
Dependent Claim
34 words
The method of claim 5 wherein: the electronic device is a p-type device; and said adjusting step selectively connects a body contact of the p-type device to one of a plurality of power supplies.
Claim 8
Dependent Claim
34 words
The method of claim 5 wherein: the electronic device is an n-type device; and said adjusting step selectively connects a body contact of the n-type device to one of a plurality of reference planes.
Claim 9
Dependent Claim
25 words
The method of claim 1 wherein said adjusting step includes the step of applying an analog signal to a body contact of the electronic device.
Claim 10
Dependent Claim
30 words
The method of claim 8 further comprising the step of generating the analog signal using an asymmetric charge-pump and filter connected to the clock signal at a point of use.
Claim 11
Dependent Claim
73 words
A circuit for controlling a clock signal of an electronic system, comprising: a clock distribution network having a clock input and a clock output; means for detecting an error in a duty cycle of a clock signal at said clock output; and means for dynamically adjusting, to any one of at least three voltages, a body voltage of at least one electronic device in said clock distribution network, based on the detected error.
Claim 12
Dependent Claim
73 words
A circuit for controlling a clock signal of an electronic system, comprising: a clock distribution network having a clock input and a clock output; means for detecting an error in a duty cycle of a clock signal at said clock output; and means for dynamically adjusting, to any one of at least three voltages, a body voltage of at least one electronic device in said clock distribution network, based on the detected error.
Claim 13
Dependent Claim
13 words
The circuit of claim 10 wherein the electronic device is a silicon-on-insulator device.
Claim 14
Dependent Claim
34 words
The circuit of claim 10 wherein: said electronic device is a p-type device; and said adjusting means includes means for reducing the body voltage of said p-type device with respect to a supply voltage.
Claim 15
Dependent Claim
34 words
The circuit of claim 10 wherein: said electronic device is an n-type device; and said adjusting means includes means for reducing the body voltage of said n-type device with respect to a reference plane.
Claim 16
Dependent Claim
114 words
The circuit of claim 10 wherein: said clock distribution network includes an inverter chain having a plurality of inverters; each of said inverters has at least one p-type device and one n-type device; and said adjusting means adjusts the body voltages of said p-type devices in odd-numbered ones of said inverters while adjusting the body voltages of said n-type device in even-numbered ones of said inverters to a falling edge of the clock signal, and further adjusts the body voltages of said p-type devices in even-numbered ones of said inverters while adjusting the body voltages of said n-type device in odd-numbered ones of said inverters to affect a rising edge of the clock signal.
Claim 17
Dependent Claim
30 words
The circuit of claim 10 wherein said adjusting means includes a multiplexer which selectively connects a body contact of said electronic device to one of a plurality of discrete voltages.
Claim 18
Dependent Claim
33 words
The circuit of claim 15 wherein: said electronic device is a p-type device; and said multiplexer selectively connects said body contact of said p-type device to one of a plurality of power supplies.
Claim 19
Dependent Claim
33 words
The circuit of claim 15 wherein: said electronic device is an n-type device; and said multiplexer selectively connects said body contact of said n-type device to one of a plurality of reference planes.
Claim 20
Dependent Claim
24 words
The circuit of claim 10 wherein said adjusting means includes means for applying an analog signal to a body contact of said electronic device.
Claim 21
Dependent Claim
20 words
The circuit of claim 18 wherein said applying means includes an asymmetric charge-pump and filter connected to the clock output.
References Cited (Backward Citations)
US5491440A
Cited
US5712884A
Cited
US5838047A
Cited
US5757218A
Cited
US5917365A
Cited
US6125157A
Cited
US5859571A
Cited
US6084452A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2005-12-30 | 2006-07-01 | 2006-12-31 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2009-12-30 | 2010-07-01 | 2010-12-31 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2013-12-30 | 2014-07-01 | 2014-12-31 | $7700.00 | Window Closed / Lapsed |