US6501134B1
Expired / Lapsed
US
⏱️ 0.0 years remaining
Ultra thin SOI devices with improved short-channel control
Assignee: Advanced Micro Devices Inc
•
Filing: 2001-04-30
•
Granted: 2002-12-31
•
Expires: 2021-04-30
Abstract
Abstract An improved Silicon-On-Insulator (SOI) device structure with a thin SOI silicon layer maintains excellent I off DC characteristics without degrading device AC speed and characteristics. The device structure comprises double gate sidewall spacers including an inner polysilicon spacer and an outer dielectric (nitride or oxide) sidewall spacer.
Inventors
- 👤 Zoran Krivokapic
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 22:33
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/031; H10D30/0321; H10D30/0323; H10D30/60; H10D30/67; H10D30/6704; H10D30/6713; H10D30/6715; H10D30/6729; H10D30/6737; H10D30/6739
Claims Analysis
Total Claims: 4
Claim 1
Independent Claim
167 words
In a Silicon-On-Insulator (SOI) device including a bulk substrate ( 18 ), a buried oxide layer ( 16 ), an ultra thin SOI silicon layer ( 20 ), field oxide regions ( 7 ), a gate dielectric layer ( 22 ), a conducting gate ( 24 ) having gate sidewalls, gate sidewall spacers ( 11 ), doped source and drain implanted regions ( 12 ) including extension implanted regions ( 32 ), and a channel region ( 14 ), the improvement comprising: said gate sidewall spacers comprising an inner pair of spacers, said inner pair of spacers being doped polysilicon spacers ( 28 ) contiguously on said gate sidewalls, said gate sidewall spacers further comprising an outer pair of spacers ( 30 ), said outer pair of spacers being dielectric spacers, said dielectric spacers being contiguously on said doped polysilicon spacers on the side opposite said gate sidewalls; said extension implanted regions ( 32 ) not being vertically directly beneath said doped polysilicon spacers ( 28 ).
Claim 2
Dependent Claim
167 words
In a Silicon-On-Insulator (SOI) device including a bulk substrate ( 18 ), a buried oxide layer ( 16 ), an ultra thin SOI silicon layer ( 20 ), field oxide regions ( 7 ), a gate dielectric layer ( 22 ), a conducting gate ( 24 ) having gate sidewalls, gate sidewall spacers ( 11 ), doped source and drain implanted regions ( 12 ) including extension implanted regions ( 32 ), and a channel region ( 14 ), the improvement comprising: said gate sidewall spacers comprising an inner pair of spacers, said inner pair of spacers being doped polysilicon spacers ( 28 ) contiguously on said gate sidewalls, said gate sidewall spacers further comprising an outer pair of spacers ( 30 ), said outer pair of spacers being dielectric spacers, said dielectric spacers being contiguously on said doped polysilicon spacers on the side opposite said gate sidewalls; said extension implanted regions ( 32 ) not being vertically directly beneath said doped polysilicon spacers ( 28 ).
Claim 3
Dependent Claim
19 words
The SOI device of claim 1 , wherein said dielectric spacers are comprised of silicon nitride or silicon dioxide.
Claim 4
Dependent Claim
161 words
The SOI device of claim 2 , wherein: said buried oxide layer has a thickness between 50 and 60 nm; said ultra thin SOI silicon layer has a thickness between 5-20 nm; said gate dielectric layer is comprised of one of the group consisting of silicon dioxide, silicon nitride, aluminum oxide, tantalum pentoxide, and hafnium oxide; said gate dielectric layer has an equivalent silicon dioxide thickness between 0.8-1.4 nm; said conducting gate is comprised of one of the group consisting of TiN, TaN, TaW, W, Al, Ni, Ta, Mo, and Cr; said conducting gate has a thickness between 2.5 and 25 nm; said conducting gate has a length between 30 and 60 nm; said conducting gate having a top surface with a polysilicon encapsulation layer thereon, said polysilicon encapsulation layer having a thickness between 50 and 100 nm; said doped polysilicon spacers having a width between 10 and 15 nm; said dielectric spacers having a width between 10 and 110 nm.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2005-12-30 | 2006-07-01 | 2006-12-31 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2009-12-30 | 2010-07-01 | 2010-12-31 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2013-12-30 | 2014-07-01 | 2014-12-31 | $7700.00 | Window Closed / Lapsed |