← Back to Patent Explorer
US6418176B1 Expired / Lapsed US ⏱️ 0.0 years remaining

Forwarded clock recovery with variable latency

Assignee: Hewlett Packard Development Co LP
•
Filing: 1998-07-17
•
Granted: 2002-07-09
•
Expires: 2018-07-17
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A technique provides data from an information signal. The technique involves receiving the information signal in the forwarded clock device synchronously with a forwarded clock signal. The technique further involves recovering data contained within the information signal synchronously with a recovery clock signal such that the data is recovered with (i) a particular cycle latency when the recovery clock signal has an optimal rate for the forwarded clock device, and (ii) a different cycle latency when the recovery clock signal has a sub-optimal rate. The particular cycle latency may include more cycles than the different cycle latency. As such, the time latency may be shorter when the recovery clock signal has the sub-optimal rate.

Inventors

  • 👤 Steven Ho
  • 👤 Denis Foley

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 19:24
CPC Classifications
H; H04; H04L; H04L25/00; H04L25/02; H04L25/05; H04L7/00; H04L7/0016; H04L7/005; H04L7/02; H04L7/0008

Claims Analysis

Total Claims: 26
Claim 1
Independent Claim 88 words
In a forwarded clock device, a method for providing data from an information signal, comprising the steps of: receiving the information signal in the forwarded clock device synchronously with a forwarded clock signal; and recovering data contained within the information signal synchronously with a recovery clock signal such that the data is recovered with (i) a particular cycle latency when the recovery clock signal has an optimal rate for the forwarded clock device, and (ii) a different cycle latency when the recovery clock signal has a sub-optimal rate.
Claim 2
Dependent Claim 88 words
In a forwarded clock device, a method for providing data from an information signal, comprising the steps of: receiving the information signal in the forwarded clock device synchronously with a forwarded clock signal; and recovering data contained within the information signal synchronously with a recovery clock signal such that the data is recovered with (i) a particular cycle latency when the recovery clock signal has an optimal rate for the forwarded clock device, and (ii) a different cycle latency when the recovery clock signal has a sub-optimal rate.
Claim 3
Dependent Claim 110 words
The method of claim 1 , wherein the forwarded clock device includes a receive buffer that receives the information signal synchronously with the forwarded clock signal, and a delay buffer; and wherein the step of recovering includes the steps of: transferring contents of the receive buffer to the delay buffer synchronously with the recovery clock signal; and reading exclusively from the delay buffer to capture the data contained within the information signal when the recovery clock signal has the optimal rate, and selectively reading from the delay buffer and the receive buffer to capture the data contained within the information signal when the recovery clock signal has the sub-optimal rate.
Claim 4
Dependent Claim 19 words
The method of claim 1 , wherein the particular cycle latency includes more cycles than the different cycle latency.
Claim 5
Dependent Claim 20 words
The method of claim 3 , wherein the particular cycle latency is one cycle longer than the different cycle latency.
Claim 6
Dependent Claim 90 words
A forwarded clock device for providing data from an information signal, comprising: a receive stage that receives the information signal synchronously with a forwarded clock signal; and a recovery stage, coupled to the receive stage, that recovers data contained within the information signal synchronously with a recovery clock signal such that the data is recovered with (i) a particular cycle latency when the recovery clock signal has an optimal rate for the forwarded clock device, and (ii) a different cycle latency when the recovery clock signal has a sub-optimal rate.
Claim 7
Dependent Claim 90 words
A forwarded clock device for providing data from an information signal, comprising: a receive stage that receives the information signal synchronously with a forwarded clock signal; and a recovery stage, coupled to the receive stage, that recovers data contained within the information signal synchronously with a recovery clock signal such that the data is recovered with (i) a particular cycle latency when the recovery clock signal has an optimal rate for the forwarded clock device, and (ii) a different cycle latency when the recovery clock signal has a sub-optimal rate.
Claim 8
Dependent Claim 116 words
The forwarded clock device of claim 5 , wherein the receive stage includes a receive buffer that receives the information signal synchronously with the forwarded clock signal, and wherein the recovery stage includes: a delay buffer; and a control circuit, coupled to the delay buffer, that: transfers contents of the receive buffer to the delay buffer synchronously with the recovery clock signal, and reads exclusively from the delay buffer to capture the data contained within the information signal when the recovery clock signal has the optimal rate, and selectively reads from the delay buffer and the receive buffer to capture the data contained within the information signal when the recovery clock signal has the sub-optimal rate.
Claim 9
Dependent Claim 21 words
The forwarded clock device of claim 5 , wherein the particular cycle latency includes more cycles than the different cycle latency.
Claim 10
Dependent Claim 22 words
The forwarded clock device of claim 7 , wherein the particular cycle latency is one cycle longer than the different cycle latency.
Claim 11
Dependent Claim 88 words
In a forwarded clock device, a method for providing data from an information signal, comprising the steps of: receiving the information signal in the forwarded clock device synchronously with a forwarded clock signal; and recovering data contained within the information signal synchronously with a recovery clock signal such that the data is recovered with (i) a particular time latency when the recovery clock signal has an optimal rate for the forwarded clock device, and (ii) a shorter time latency when the recovery clock signal has a sub-optimal rate.
Claim 12
Dependent Claim 88 words
In a forwarded clock device, a method for providing data from an information signal, comprising the steps of: receiving the information signal in the forwarded clock device synchronously with a forwarded clock signal; and recovering data contained within the information signal synchronously with a recovery clock signal such that the data is recovered with (i) a particular time latency when the recovery clock signal has an optimal rate for the forwarded clock device, and (ii) a shorter time latency when the recovery clock signal has a sub-optimal rate.
Claim 13
Dependent Claim 110 words
The method of claim 9 , wherein the forwarded clock device includes a receive buffer that receives the information signal synchronously with the forwarded clock signal, and a delay buffer; and wherein the step of recovering includes the steps of: transferring contents of the receive buffer to the delay buffer synchronously with the recovery clock signal; and reading exclusively from the delay buffer to capture the data contained within the information signal when the recovery clock signal has the optimal rate, and selectively reading from the delay buffer and the receive buffer to capture the data contained within the information signal when the recovery clock signal has the sub-optimal rate.
Claim 14
Dependent Claim 90 words
A forwarded clock device for providing data from an information signal, comprising: a receive stage that receives the information signal synchronously with a forwarded clock signal; and a recovery stage, coupled to the receive stage, that recovers data contained within the information signal synchronously with a recovery clock signal such that the data is recovered with (i) a particular time latency when the recovery clock signal has an optimal rate for the forwarded clock device, and (ii) a shorter time latency when the recovery clock signal has a sub-optimal rate.
Claim 15
Dependent Claim 90 words
A forwarded clock device for providing data from an information signal, comprising: a receive stage that receives the information signal synchronously with a forwarded clock signal; and a recovery stage, coupled to the receive stage, that recovers data contained within the information signal synchronously with a recovery clock signal such that the data is recovered with (i) a particular time latency when the recovery clock signal has an optimal rate for the forwarded clock device, and (ii) a shorter time latency when the recovery clock signal has a sub-optimal rate.
Claim 16
Dependent Claim 116 words
The forwarded clock device of claim 11 , wherein the receive stage includes a receive buffer that receives the information signal synchronously with the forwarded clock signal, and wherein the recovery stage includes: a delay buffer; and a control circuit, coupled to the delay buffer, that: transfers contents of the receive buffer to the delay buffer synchronously with the recovery clock signal, and reads exclusively from the delay buffer to capture the data contained within the information signal when the recovery clock signal has the optimal rate, and selectively reads from the delay buffer and the receive buffer to capture the data contained within the information signal when the recovery clock signal has the sub-optimal rate.
Claim 17
Independent Claim 89 words
A method for providing data from an information signal, comprising the steps of: receiving the information signal in a receive buffer synchronously with a forwarded clock signal; within a recovery clock cycle, transferring contents of the receive buffer to a delay buffer synchronously with a recovery clock signal; and within the recovery clock cycle, selectively reading directly from the receive buffer and the delay buffer to form a recovered signal that is synchronous with the recovery clock signal, the recovered signal having the data contained within the information signal.
Claim 18
Independent Claim 89 words
A method for providing data from an information signal, comprising the steps of: receiving the information signal in a receive buffer synchronously with a forwarded clock signal; within a recovery clock cycle, transferring contents of the receive buffer to a delay buffer synchronously with a recovery clock signal; and within the recovery clock cycle, selectively reading directly from the receive buffer and the delay buffer to form a recovered signal that is synchronous with the recovery clock signal, the recovered signal having the data contained within the information signal.
Claim 19
Dependent Claim 41 words
The method of claim 13 , wherein the receive buffer includes multiple storage elements, and wherein the step of selectively reading includes: selecting and reading from an element of the receive buffer such that the data is recovered with minimal latency.
Claim 20
Dependent Claim 49 words
The method of claim 14 , wherein a multiplexer is interconnected between an output of the receive buffer and an input of the delay buffer, and wherein the step of selecting and reading includes the step of: sampling at the output of the receive buffer to circumvent the multiplexer.
Claim 21
Dependent Claim 54 words
The method of claim 14 , wherein a multiplexer is interconnected between an output of the receive buffer and an input of the delay buffer, and wherein the step of selecting and reading includes the step of: sampling at the input of the delay buffer to include a signal delay caused by the multiplexer.
Claim 22
Dependent Claim 110 words
A forwarded clock device for providing data from an information signal, comprising: a receive stage having a receive buffer that receives the information signal synchronously with a forwarded clock signal; a recovery stage, coupled to the receive stage, having: a delay buffer, and a control circuit that within a recovery clock cycle, transfers contents of the receive buffer to the delay buffer synchronously with a recovery clock signal and within the recovery clock cycle, that selectively reads directly from the receive buffer and the delay buffer to form a recovered signal that is synchronous with the recovery clock signal, the recovered signal having the data contained within the information signal.
Claim 23
Dependent Claim 110 words
A forwarded clock device for providing data from an information signal, comprising: a receive stage having a receive buffer that receives the information signal synchronously with a forwarded clock signal; a recovery stage, coupled to the receive stage, having: a delay buffer, and a control circuit that within a recovery clock cycle, transfers contents of the receive buffer to the delay buffer synchronously with a recovery clock signal and within the recovery clock cycle, that selectively reads directly from the receive buffer and the delay buffer to form a recovered signal that is synchronous with the recovery clock signal, the recovered signal having the data contained within the information signal.
Claim 24
Dependent Claim 50 words
The forwarded clock device of claim 17 , wherein the receive buffer includes multiple storage elements, and wherein the control circuit of the recovery stage includes: a recovery multiplexer that selects and reads from a storage element of the receive buffer such that the data is recovered with minimal latency.
Claim 25
Dependent Claim 52 words
The forwarded clock device of claim 18 , wherein the receive stage includes a receive multiplexer interconnected between an output of the receive buffer and an input of the delay buffer, and wherein the recovery multiplexer has an input that samples the output of the receive buffer to circumvent the receive multiplexer.
Claim 26
Dependent Claim 57 words
The forwarded clock device of claim 18 , wherein the receive stage includes a receive multiplexer interconnected between an output of the receive buffer and an input of the delay buffer, and wherein the recovery multiplexer has an input that samples the input of the delay buffer to include a signal delay caused by the receive multiplexer.

References Cited (Backward Citations)

US4811364A Cited
US4979190A Cited
US5003537A Cited
US5923613A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2005-07-08 2006-01-07 2006-07-09 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2009-07-08 2010-01-07 2010-07-09 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2013-07-08 2014-01-07 2014-07-09 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag