US6381194B2
Expired / Lapsed
US
⏱️ 0.0 years remaining
Output circuit for a double data rate dynamic random access memory, double data rate dynamic random access memory, method of clocking data out from a double data rate dynamic random access memory and method of providing a data strobe signal
Assignee: Round Rock Research LLC
•
Filing: 2001-04-20
•
Granted: 2002-04-30
•
Expires: 2021-04-20
Abstract
Abstract A method and apparatus for synchronizing output data and data strobe signals uses internal interleaved clock signals in a double data rate (DDR) DRAM that are synchronized with an external clock. A delay-locked loop internal to the DDR DRAM is locked to an external clock signal and generates the internal interleaved clock signals. The internal interleaved clock signals are delay matched with the external clock signal as they propagate through timing circuitry coupled to latency and burst length selection signals. A data strobe signal is generated using clock signals from the delay-locked loop and is synchronized with the internal interleaved clock signals. The data strobe signal and the data are coupled via paths having comparable numbers and types of delay elements to provide output data and data strobe signals having predetermined delay relationships with the external clock signal.
Inventors
- 👤 Wen Li
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 13:08
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/4063; G11C11/407; G11C11/409; G11C11/4096; G11C7/00; G11C7/10; G11C7/1051; G11C7/1057; G11C7/106; G11C7/1066; G11C7/1072; G11C2207/00; G11C2207/10; G11C2207/107
Claims Analysis
Total Claims: 30
Claim 1
Independent Claim
79 words
An output circuit for a double data rate dynamic random access memory comprising: a delay-locked loop providing a first internal clock signal and a second internal clock signal, the first and second internal clock signals being interleaved; and a data strobe circuit coupled to the delay-locked loop, the data strobe circuit being configured to provide a data strobe signal including a preamble, and to synchronize the data strobe signal and preamble with the first and second internal clock signals.
Claim 2
Dependent Claim
79 words
An output circuit for a double data rate dynamic random access memory comprising: a delay-locked loop providing a first internal clock signal and a second internal clock signal, the first and second internal clock signals being interleaved; and a data strobe circuit coupled to the delay-locked loop, the data strobe circuit being configured to provide a data strobe signal including a preamble, and to synchronize the data strobe signal and preamble with the first and second internal clock signals.
Claim 3
Dependent Claim
70 words
The output circuit of claim 1 , wherein the data strobe circuit comprises: a first pair of multiplexers configured to be clocked by the first of the internal clock signals; a second pair of multiplexers configured to be clocked by the second of the internal clock signals; and combinatorial logic having inputs coupled to timing signals and having outputs coupled to inputs to the first and second pairs of multiplexers.
Claim 4
Dependent Claim
60 words
The output circuit of claim 2 , wherein the data strobe circuit further comprises: delay equalization circuits having inputs coupled to outputs from the first and second multiplexers and having outputs; and an output buffer circuit having complementary inputs coupled to the outputs from the delay equalization circuits and having an output configured to provide a data output strobe signal.
Claim 5
Dependent Claim
15 words
The output circuit of claim 1 , wherein the delay equalization circuits include combinatorial logic.
Claim 6
Dependent Claim
119 words
An output circuit for a double data rate dynamic random access memory comprising: a delay-locked loop providing a first internal clock signal and a second internal clock signal; a data output circuit configured to accept input data from first and second arrays of memory cells, the data output circuit being coupled to the delay-locked loop and configured to synchronize data from the first and second arrays of memory cells with the first and second internal clock signals; and a data strobe circuit coupled to the delay-locked loop, the data strobe circuit being configured to provide a data strobe signal including a preamble, and to synchronize the data strobe signal and preamble with the first and second internal clock signals.
Claim 7
Dependent Claim
119 words
An output circuit for a double data rate dynamic random access memory comprising: a delay-locked loop providing a first internal clock signal and a second internal clock signal; a data output circuit configured to accept input data from first and second arrays of memory cells, the data output circuit being coupled to the delay-locked loop and configured to synchronize data from the first and second arrays of memory cells with the first and second internal clock signals; and a data strobe circuit coupled to the delay-locked loop, the data strobe circuit being configured to provide a data strobe signal including a preamble, and to synchronize the data strobe signal and preamble with the first and second internal clock signals.
Claim 8
Dependent Claim
116 words
The output circuit of claim 5 , wherein the data strobe circuit comprises: a first pair of multiplexers configured to be clocked by the first of the internal clock signals; a second pair of multiplexers configured to be clocked by the second of the internal clock signals; combinatorial logic having inputs coupled to timing signals and having outputs coupled to inputs to the first and second pairs of multiplexers; delay equalization circuits respectively having inputs coupled to outputs from the first and second multiplexers and having outputs; and an output buffer circuit having complementary inputs coupled to the outputs from the delay equalization circuits and having an output configured to provide a data output strobe signal.
Claim 9
Dependent Claim
16 words
The output circuit of claim 6 wherein the delay equalization circuits respectively comprise serially coupled inverters.
Claim 10
Dependent Claim
23 words
The output circuit of claim 6 wherein the delay equalization circuits respectively comprise a first inverter and a second inverter coupled in series.
Claim 11
Dependent Claim
174 words
The output circuit of claim 5 , further including a timing generator comprising: a group of multiplexers having data inputs, select inputs and data outputs; a latency select bus coupling a latency select signal to a respective select input to one of the group of multiplexers to activate a selected one of the group of multiplexers; a timing bus configured to provide a series of timing pulses, the series of timing pulses each being delayed by one-half of a clock cycle compared to a next timing pulse in the series, one each of a pair of timing pulses separated by a one clock cycle delay being coupled to respective data inputs of the multiplexers; combinatorial logic having inputs respectively coupled to the data outputs from the multiplexers to provide a one clock cycle long pulse for forming a data strobe preamble signal; and combinatorial logic having an input coupled to receive a later of the pair of timing pulses coupled through the selected one of the multiplexers to provide a data strobe enable signal.
Claim 12
Dependent Claim
160 words
The output circuit of claim 5 , wherein the data output circuit comprises: a first pair of multiplexers configured to be clocked by the first of the internal clock signals; a second pair of multiplexers configured to be clocked by the second of the internal clock signals; combinatorial logic having inputs coupled to timing signals and to a pair of memory cell arrays and having outputs configured to provide data from a first of the pair of memory cell arrays to inputs to the first pair of multiplexers and configured to provide data from a second of the pair of memory cell arrays to the second pair of multiplexers; delay equalization circuits having inputs coupled to outputs from the first and second pairs of multiplexers and having outputs; and an output buffer circuit having complementary inputs coupled to the outputs from the delay equalization circuits and having an output alternately providing data from the first and second memory cell arrays.
Claim 13
Dependent Claim
34 words
The output circuit of claim 5 , wherein the data output circuit is configured to alternately provide data from the first and second memory cell arrays during respective cycles of the data strobe signal.
Claim 14
Dependent Claim
142 words
A double data rate dynamic random access memory (DDR DRAM) comprising: a first array of memory cells arranged in rows and columns; a second array of memory cells arranged in rows and columns; sense amplifiers coupled to the first and second arrays of memory cells; and an output circuit including a data output circuit and a data strobe circuit, the output circuit having inputs coupled to the sense amplifiers and having outputs coupled to an I/O bus, the data output circuit being configured to accept input data from the first and second arrays of memory cells and supply a data burst, the data burst alternately including data from the first and second arrays of memory cells during each cycle of a data strobe signal from the data strobe circuit, the data burst being preceded by a preamble from the data strobe circuit.
Claim 15
Dependent Claim
142 words
A double data rate dynamic random access memory (DDR DRAM) comprising: a first array of memory cells arranged in rows and columns; a second array of memory cells arranged in rows and columns; sense amplifiers coupled to the first and second arrays of memory cells; and an output circuit including a data output circuit and a data strobe circuit, the output circuit having inputs coupled to the sense amplifiers and having outputs coupled to an I/O bus, the data output circuit being configured to accept input data from the first and second arrays of memory cells and supply a data burst, the data burst alternately including data from the first and second arrays of memory cells during each cycle of a data strobe signal from the data strobe circuit, the data burst being preceded by a preamble from the data strobe circuit.
Claim 16
Dependent Claim
71 words
The DDR DRAM of claim 12 , wherein the output circuit further comprises a delay locked loop configured to supply first and second interleaved internal clock signals, and wherein the data output circuit is configured to supply data from the first array of memory cells in response to the first internal clock signal and supplies data from the second array of memory cells in response to the second internal clock signal.
Claim 17
Dependent Claim
116 words
The DDR DRAM of claim 13 , wherein the data output circuit and the data strobe circuit respectively include: a first pair of multiplexers clocked by the first of the internal clock signals; a second pair of multiplexers clocked by the second of the internal clock signals; combinatorial logic having inputs coupled to timing signals and having outputs coupled to inputs to the first and second pairs of multiplexers; a pair of delay equalization circuits having inputs coupled to outputs from the first and second multiplexers and having outputs; and an output buffer circuit having complementary inputs coupled to the outputs from the delay equalization circuits and having an output configured to provide an output signal.
Claim 18
Dependent Claim
118 words
The DDR DRAM of claim 12 , further comprising: timing circuitry including a pulse generator providing a pulse and a chain of transparent latches configured to provide a series of pulses in response to the pulse, each latch in the chain providing a pulse that is delayed one-half of a clock cycle relative to a pulse from an immediately preceding transparent latch; and latency selection circuitry responsive to latency commands to select a data output latency, the latency selection circuitry selecting one of a plurality of multiplexers to couple timing signals from pairs of the transparent latches, wherein the data strobe circuit provides a preamble in response to the timing signals from one of the plurality of multiplexers.
Claim 19
Independent Claim
120 words
A method of clocking data out from a double data rate dynamic random access memory comprising: providing a data enable signal after a falling edge of a first internal clock signal and prior to a rising edge of a second internal clock signal; coupling first data from a first data array through first combinatorial logic in response to the data enable signal; coupling second data from a second data array through second combinatorial logic in response to the data enable signal; coupling the first and second data to a data buffer; and providing a data strobe signal to a data strobe buffer, the data strobe signal being synchronized with the first and second data and with the external clock signal.
Claim 20
Independent Claim
120 words
A method of clocking data out from a double data rate dynamic random access memory comprising: providing a data enable signal after a falling edge of a first internal clock signal and prior to a rising edge of a second internal clock signal; coupling first data from a first data array through first combinatorial logic in response to the data enable signal; coupling second data from a second data array through second combinatorial logic in response to the data enable signal; coupling the first and second data to a data buffer; and providing a data strobe signal to a data strobe buffer, the data strobe signal being synchronized with the first and second data and with the external clock signal.
Claim 21
Dependent Claim
34 words
The method of claim 16 , wherein coupling the first and second data to a data buffer includes coupling the first and second data through logical elements to provide a predetermined amount of delay.
Claim 22
Dependent Claim
99 words
The method of claim 16 , further comprising: deriving the first internal clock signal from an external clock signal using a delay-locked loop, the first internal clock signal having a rising edge leading a rising edge of the external clock signal when a latency of an integer number of clock cycles is selected; and deriving the second internal clock signal from the external clock signal using the delay-locked loop, the second internal clock signal having a rising edge leading a falling edge of the external clock signal when a latency of an integer number of clock cycles is selected.
Claim 23
Dependent Claim
147 words
The method of claim 16 , wherein providing a data strobe signal comprises: providing a data strobe enable signal after the falling edge of the first internal clock signal and before the rising edge of the second internal clock signal; clocking the data strobe enable signal through a first multiplexer with the first internal clocking signal to provide a first phase of the data strobe signal; clocking the data strobe enable signal through a second multiplexer with the second clocking signal to provide a second phase of the data strobe signal; and coupling the first and second phases of the data strobe signal from the first and second multiplexers to a data strobe buffer to provide the data strobe signal to a data strobe buffer, the data strobe signal being synchronized with the first and second data and having a predetermined relationship with the external clock signal.
Claim 24
Dependent Claim
99 words
The method of claim 19 further comprising: coupling the data enable signal to a first input to a one-shot circuit; coupling the data strobe enable signal to a second input to the one-shot circuit; generating a pulse having a pulse width of one clock cycle by the one-shot circuit when the data strobe enable signal and the data enable signals have different logical states; coupling the pulse through logical elements to provide a predetermined amount of delay; and coupling the pulse from the logical elements to the data strobe buffer to provide a preamble for the data strobe signal.
Claim 25
Independent Claim
107 words
A method of providing a data strobe signal comprising: providing a data strobe enable signal after a falling edge of a first internal clock signal and prior to a rising edge of a second internal clock signal; generating a first phase of the data strobe signal; generating a second phase of the data strobe signal; and coupling the first and second phase of the data strobe signal from the first and second multiplexers to a data strobe buffer to provide the data strobe signal to a data strobe buffer, the data strobe signal being synchronized with the first and second data and with the external clock signal.
Claim 26
Independent Claim
107 words
A method of providing a data strobe signal comprising: providing a data strobe enable signal after a falling edge of a first internal clock signal and prior to a rising edge of a second internal clock signal; generating a first phase of the data strobe signal; generating a second phase of the data strobe signal; and coupling the first and second phase of the data strobe signal from the first and second multiplexers to a data strobe buffer to provide the data strobe signal to a data strobe buffer, the data strobe signal being synchronized with the first and second data and with the external clock signal.
Claim 27
Dependent Claim
99 words
The method of claim 21 further comprising: coupling the data enable signal to a first input to a one-shot circuit; coupling the data strobe enable signal to a second input to the one-shot circuit; generating a pulse having a pulse width of one clock cycle by the one-shot circuit when the data strobe enable signal and a data enable signals have different logical states; coupling the pulse through logical elements to provide a predetermined amount of delay; and coupling the pulse from the logical elements to the data strobe buffer to provide a preamble for the data strobe signal.
Claim 28
Dependent Claim
99 words
The method of claim 21 , further comprising: deriving the first internal clock signal from an external clock signal using a delay-locked loop, the first internal clock signal having a rising edge leading a rising edge of the external clock signal when a latency of an integer number of clock cycles is selected; and deriving the second internal clock signal from the external clock signal using the delay-locked loop, the second internal clock signal having a rising edge leading a falling edge of the external clock signal when a latency of an integer number of clock cycles is selected.
Claim 29
Dependent Claim
99 words
The method of claim 21 , further comprising: deriving the first internal clock signal from an external clock signal using a delay-locked loop, the first internal clock signal having a rising edge leading a falling edge of the external clock signal when a latency of a non-integer number of clock cycles is selected; and deriving the second internal clock signal from the external clock signal using the delay-locked loop, the second internal clock signal having a rising edge leading a rising edge of the external clock signal when a latency of a non-integer number of clock cycles is selected.
Claim 30
Dependent Claim
79 words
The method of claim 21 , wherein: generating a first phase of the data strobe signal comprises clocking the data strobe enable signal through a first multiplexer with the first internal clocking signal to provide the first phase of the data strobe signal; and generating a second phase of the data strobe signal comprises clocking the data strobe enable signal through a second multiplexer with the second clocking signal to provide the second phase of the data strobe signal.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2005-04-29 | 2005-10-29 | 2006-04-30 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2009-04-29 | 2009-10-29 | 2010-04-30 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2013-04-29 | 2013-10-29 | 2014-04-30 | $7700.00 | Window Closed / Lapsed |