US6353903B1
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method and apparatus for testing differential signals
Assignee: International Business Machines Corp
•
Filing: 1994-10-28
•
Granted: 2002-03-05
•
Expires: 2014-10-28
Abstract
Abstract True and complement data signals are provided to a multiplexer, which selects one of them based on a selection signal for capture by a single scannable latch in response to a clock signal. The scannable latch then provides the captured signal for testing by testing logic.
Inventors
- 👤 Robert Dean Adams
- 👤 John Connor
- 👤 Donald Albert Evans
- 👤 Luigi Ternullo, Jr.
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 18:59
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/28; G01R31/317; G01R31/3181; G01R31/319; G01R31/31917; G01R31/31926
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
106 words
A test circuit comprising: a multiplexer having a first input coupled to an upstream logic device for receiving true data signals generated by the logic device and having a second input coupled to the logic device for receiving complement data signals of the true data signals, said complement data signals also generated by the logic device, wherein neither said true nor said complement data signals are locally generated, and wherein the multiplexer selects either a true data signal from the first input or a complement data signal from the second input; and a latch coupled to the multiplexer for capturing said selected data signal for testing.
Claim 2
Dependent Claim
106 words
A test circuit comprising: a multiplexer having a first input coupled to an upstream logic device for receiving true data signals generated by the logic device and having a second input coupled to the logic device for receiving complement data signals of the true data signals, said complement data signals also generated by the logic device, wherein neither said true nor said complement data signals are locally generated, and wherein the multiplexer selects either a true data signal from the first input or a complement data signal from the second input; and a latch coupled to the multiplexer for capturing said selected data signal for testing.
Claim 3
Dependent Claim
113 words
A test circuit for testing data in a data path comprising: a true signal line for propagating a true data signal generated by a logic device; a complement signal line for propagating a complement data signal of the true data signal, the complement data signal also generated by said logic device; a latch for capturing a test signal; and a multiplexer coupled to: said true signal line; said complement signal line; and said latch, wherein said multiplexer provides one of said true data signal and said complement data signal to said latch as said test signal in response to a select signal, and wherein said logic device is not physically adjacent said multiplexer.
Claim 4
Dependent Claim
113 words
A test circuit for testing data in a data path comprising: a true signal line for propagating a true data signal generated by a logic device; a complement signal line for propagating a complement data signal of the true data signal, the complement data signal also generated by said logic device; a latch for capturing a test signal; and a multiplexer coupled to: said true signal line; said complement signal line; and said latch, wherein said multiplexer provides one of said true data signal and said complement data signal to said latch as said test signal in response to a select signal, and wherein said logic device is not physically adjacent said multiplexer.
Claim 5
Dependent Claim
25 words
The test circuit of claim 2 wherein said latch comprises an output for providing said test signal for testing in response to a clock signal.
Claim 6
Dependent Claim
40 words
The test circuit of claim 3 wherein said latch further comprises a scannable latch including a first latch for capturing said test signal and a second latch coupled to said first latch for providing said captured test signal for testing.
Claim 7
Dependent Claim
43 words
The test circuit of claim 4 wherein said scannable latch further includes a third latch coupled to said first latch for generating a complement signal of said captured test signal and providing both said captured test signal and said complement signal for testing.
Claim 8
Independent Claim
110 words
A method for testing a true/complement differential signal pair from a differential data path, comprising the steps of: a single logic device generating and providing to a first input of a multiplexer a true data signal via said differential data path; said single logic device generating and providing to a second input of the multiplexer a complement data signal of said true data signal via said differential data path, said first and second inputs being provided to said multiplexer at the same time; and selecting a test signal for said testing from among said true data signal and said complement data signal comprising providing a select signal to said multiplexer.
Claim 9
Independent Claim
110 words
A method for testing a true/complement differential signal pair from a differential data path, comprising the steps of: a single logic device generating and providing to a first input of a multiplexer a true data signal via said differential data path; said single logic device generating and providing to a second input of the multiplexer a complement data signal of said true data signal via said differential data path, said first and second inputs being provided to said multiplexer at the same time; and selecting a test signal for said testing from among said true data signal and said complement data signal comprising providing a select signal to said multiplexer.
Claim 10
Dependent Claim
22 words
The method of claim 6 further comprising steps of: capturing said test signal; and providing said captured test signal for said testing.
Claim 11
Dependent Claim
28 words
The method of claim 6 wherein said step of selecting further comprises sequentially selecting said test signal from among said true data signal and said complement data signal.
Claim 12
Dependent Claim
32 words
The method of claim 7 wherein said step of capturing comprises capturing said test signal in a latch and wherein said step of providing comprises providing said test signal via said latch.
Claim 13
Dependent Claim
34 words
The method of claim 7 wherein said step of capturing comprises capturing said test signal in a first latch and wherein said step of providing comprises providing said test signal via a second latch.
Claim 14
Dependent Claim
17 words
The method of claim 10 wherein said first latch and said second latch comprise a scannable latch.
References Cited (Backward Citations)
US4181881A
Cited
US4503387A
Cited
US4631425A
Cited
US4638183A
Cited
US4695743A
Cited
US4698830A
Cited
US5022007A
Cited
US5119378A
Cited
US5068881A
Cited
US5173906A
Cited
US5199034A
Cited
US5287386A
Cited
US5301156A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2005-03-04 | 2005-09-03 | 2006-03-05 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2009-03-04 | 2009-09-03 | 2010-03-05 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2013-03-04 | 2013-09-03 | 2014-03-05 | $7700.00 | Window Closed / Lapsed |