Patent DE922795C successfully refreshed from Google Patents.
Patent US6351632B1 successfully refreshed from Google Patents.
← Back to Patent Explorer
US6351632B1 Expired / Lapsed US ⏱️ 0.0 years remaining

Mixer with high order intermodulation suppression and robust conversion gain

Assignee: Wipro Ltd
•
Filing: 1998-10-13
•
Granted: 2002-02-26
•
Expires: 2018-10-13
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A circuit is disclosed for a receiver front-end for a Personal Handy Phone. The circuit consists of a high frequency mixer consisting of a cascade downmixer, tapped at the center, and followed by a common source intermediate (IF) amplifier. The combination of downmixer and IF amplifier provides a high third order intermodulation suppression and a robust conversion gain. The proposed circuit can also be applied to other FET technologies and other uses.

Inventors

  • 👤 Kai Tuan Yan
  • 👤 Junichi Shibata

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 06:39
CPC Classifications
H; H04; H04B; H04B1/00; H04B1/06; H04B1/16; H04B1/26; H04B1/28; H03; H03D; H03D7/00; H03D7/12; H03D7/125

Claims Analysis

Total Claims: 19
Claim 1
Independent Claim 216 words
A high frequency mixer circuit, comprising: a radio frequency (RF) matching network, for suppression of even order intermodulation, with an input RF-in and an output; a buffer/interstage matching network, for suppression of even order intermodulation, with an input LO-in and an output; a downmixer, for frequency shifting to an intermediate frequency (IF) signal and amplifying said IF signal, with an input G 1 , an input G 2 , and an output Y, said downmixer further comprising a dual-gate mixer, for frequency shifting to said IF signal, said dual-gate mixer having said input G 1 , said input G 2 , and an output X, said dual-gate mixer further comprising a first and a second metal epitaxial field effect transistor (MESFET), where the drain of said first MESFET and the source of said second MESFET are connected to said output X, and an IF amplifier, to amplify said IF signal, said IF amplifier having an input and said output Y, said input of said IF amplifier connected to said output X; an output matching network with an input connected to said output Y, and an output IF-out, said output matching network for matching the impedance of said output Y of said downmixer to the impedance of said output IF-out; a power supply; and a reference potential.
Claim 2
Dependent Claim 216 words
A high frequency mixer circuit, comprising: a radio frequency (RF) matching network, for suppression of even order intermodulation, with an input RF-in and an output; a buffer/interstage matching network, for suppression of even order intermodulation, with an input LO-in and an output; a downmixer, for frequency shifting to an intermediate frequency (IF) signal and amplifying said IF signal, with an input G 1 , an input G 2 , and an output Y, said downmixer further comprising a dual-gate mixer, for frequency shifting to said IF signal, said dual-gate mixer having said input G 1 , said input G 2 , and an output X, said dual-gate mixer further comprising a first and a second metal epitaxial field effect transistor (MESFET), where the drain of said first MESFET and the source of said second MESFET are connected to said output X, and an IF amplifier, to amplify said IF signal, said IF amplifier having an input and said output Y, said input of said IF amplifier connected to said output X; an output matching network with an input connected to said output Y, and an output IF-out, said output matching network for matching the impedance of said output Y of said downmixer to the impedance of said output IF-out; a power supply; and a reference potential.
Claim 3
Dependent Claim 22 words
The circuit of claim 1 , wherein said output of said RF matching network is connected to said input G 1 .
Claim 4
Dependent Claim 22 words
The circuit of claim 1 , wherein said output of said buffer/interstage matching network is connected to said input G 2 .
Claim 5
Dependent Claim 142 words
The circuit of claim 1 , wherein said dual-gate mixer further comprises: a first resistor with one end connected to said reference potential; a first capacitor with one end connected to said reference potential and the other end connected to the other end of said first resistor; said first metal epitaxial field effect transistor (MESFET) having a source-drain path and a gate, said source of said first MESFET connected to the other end of said first resistor, and said gate of said first MESFET connected to said input G 1 ; said second MESFET having a source-drain path and a gate, said drain of said second MESFET connected to said power supply, and said gate of said second MESFET connected to said input G 2 ; and a second capacitor connected between said drain of said second MESFET and said reference potential.
Claim 6
Dependent Claim 142 words
The circuit of claim 1 , wherein said IF amplifier comprises: a first capacitor with one end connected to said output X; a first resistor with one end connected to said reference potential and the other end connected to the other end of said first capacitor of said IF amplifier; a second resistor with one end connected to said reference potential; a second capacitor with one end connected to said reference potential and the other end connected to the other end of said second resistor of said IF amplifier; and a MESFET having a source-drain path and a gate, said source-drain of said MESFET connected between the other end of said second resistor of said IF amplifier and said output Y of said downmixer, said gate of said MESFET connected to the other end of said first capacitor of said IF amplifier.
Claim 7
Dependent Claim 21 words
The circuit of claim 1 , wherein said first capacitor of said IF amplifier is a direct current (DC) blocking capacitor.
Claim 8
Dependent Claim 34 words
The circuit of claim 1 , wherein said first capacitor of said IF amplifier is used to alternate current (AC) couple said IF signal to said gate of said MESFET of said IF amplifier.
Claim 9
Dependent Claim 17 words
The circuit of claim 1 , wherein said IF amplifier is configured as a common source amplifier.
Claim 10
Dependent Claim 28 words
The circuit of claim 1 , wherein said first resistor of said IF amplifier produces a bias voltage for said gate of said MESFET of said IF amplifier.
Claim 11
Dependent Claim 24 words
The circuit of claim 1 , wherein said first resistor of said IF amplifier is in the range of 5 Kohm to 10 Kohm.
Claim 12
Dependent Claim 22 words
The circuit of claim 1 , wherein said downmixer has a conversion gain in the range of 9 dBm to 11 dBm.
Claim 13
Dependent Claim 26 words
The circuit of claim 1 , wherein said downmixer has an output intermodulation product (OIP 3 ) in the range of 19 dBm to 23 dBm.
Claim 14
Dependent Claim 26 words
The circuit of claim 1 , wherein said downmixer has a input intermodulation product (IIP 3 ) in the range of 10 dBm to 12 dBm.
Claim 15
Dependent Claim 27 words
The circuit of claim 1 , wherein said downmixer has a Local Leak Level at said input RF-in in the range of −23 dBm to −19 dBm.
Claim 16
Dependent Claim 22 words
The circuit of claim 1 , wherein said downmixer has a noise figure in the range of 11 dB to 13 dB.
Claim 17
Dependent Claim 23 words
The circuit of claim 1 , wherein said downmixer has an RF-in return loss in the range of 20 dB to 30 dB.
Claim 18
Dependent Claim 23 words
The circuit of claim 1 , wherein said downmixer has an LO-in return loss in the range of 20 dB to 30 dB.
Claim 19
Dependent Claim 23 words
The circuit of claim 1 , wherein said downmixer has an IF-out return loss in the range of 25 dB to 40 dB.

References Cited (Backward Citations)

US4511813A Cited
US4845389A Cited
US4949398A Cited
US5060298A Cited
US5220688A Cited
US5306969A Cited
US5602501A Cited
US5444399A Cited
US5448197A Cited
US5640692A Cited
US6144236A Cited
US6057714A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2005-02-25 2005-08-27 2006-02-26 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2009-02-25 2009-08-27 2010-02-26 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2013-02-25 2013-08-27 2014-02-26 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag