Patent US1831090A successfully refreshed from Google Patents.
Patent US6327663B2 successfully refreshed from Google Patents.
US6327663B2
Expired / Lapsed
US
⏱️ 0.0 years remaining
System and method for processor dual voltage detection and over stress protection
Assignee: GlobalFoundries Inc
•
Filing: 1998-10-21
•
Granted: 2001-12-04
•
Expires: 2018-10-21
Abstract
Abstract Method and system for preventing electronic overstress during powering up a processor with voltage detection capabilities employing a mechanism for detecting the voltage requirements of the processor to be coupled into a motherboard and accordingly adjusts the power supply of the motherboard to the processor voltage requirements. The detection mechanism includes sensing of logic signals by sensing a voltage from one or more pins of the processor. Those pins are internally connected to ground or internally not connected thus facilitating sensing of logic signals prior to powering up the processor. The probed signals are used to control the power supplied to the processor by adjustment mechanisms applied to power regulator or programmable logic devices. Since the detection of the proper operating voltage requirements of the processor and the consequent adjustment of the voltage power to be supplied to the processor occur during the powering up of the processor, electrical over stress and potential damage of the processor are eliminated.
Inventors
- 👤 Gerald G. Isaac
- 👤 Dervinn D. Caldwell
- 👤 Lance L. Smith
- 👤 Joseph A. Brcich
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 14:58
CPC Classifications
G; G06; G06F; G06F1/00; G06F1/26
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
136 words
A processor comprising: a first core powered by a first supply voltage; a first input/output buffer coupled to said first core, said first input/output buffer powered by a second supply voltage different from said first power supply voltage; a first pin adapted to indicate a first signal indicative of a value of each of said first supply voltage and said second supply voltage, wherein said first signal, in a first state, is indicative of a first voltage for said first supply voltage and a second voltage for said second supply voltage; a second pin adapted to indicate a second signal indicative of a third voltage for said first supply voltage independent of said first signal; and a third pin adapted to indicate a third signal indicative of a number of supply voltages required by said processor.
Claim 2
Dependent Claim
136 words
A processor comprising: a first core powered by a first supply voltage; a first input/output buffer coupled to said first core, said first input/output buffer powered by a second supply voltage different from said first power supply voltage; a first pin adapted to indicate a first signal indicative of a value of each of said first supply voltage and said second supply voltage, wherein said first signal, in a first state, is indicative of a first voltage for said first supply voltage and a second voltage for said second supply voltage; a second pin adapted to indicate a second signal indicative of a third voltage for said first supply voltage independent of said first signal; and a third pin adapted to indicate a third signal indicative of a number of supply voltages required by said processor.
Claim 3
Dependent Claim
30 words
The processor as recited in claim 1 wherein each of said first pin, said second pin, and said third pin are internally either connected to a ground or not connected.
Claim 4
Independent Claim
186 words
An apparatus comprising: a voltage detection unit coupled to at least a first pin of a processor, wherein a first signal on said first pin is indicative of a value of each of a first supply voltage for a core section of said processor and a second supply voltage for an input/output buffer of said processor, said first supply voltage different from said second supply voltage, and wherein said first signal, in a first state, is indicative of a first voltage for said first supply voltage and a second voltage for said second supply voltage; and a voltage control unit coupled to said voltage detection unit, wherein said voltage control unit is configured to selectively enable said first supply voltage and said second supply voltage, and wherein said voltage control unit is coupled to at least a second pin of said processor, wherein a second signal on said second pin is indicative of a number of supply voltages required by said processor, wherein said voltage control unit is configured to selectively enable said first supply voltage and said second supply voltage responsive to said second signal.
Claim 5
Independent Claim
186 words
An apparatus comprising: a voltage detection unit coupled to at least a first pin of a processor, wherein a first signal on said first pin is indicative of a value of each of a first supply voltage for a core section of said processor and a second supply voltage for an input/output buffer of said processor, said first supply voltage different from said second supply voltage, and wherein said first signal, in a first state, is indicative of a first voltage for said first supply voltage and a second voltage for said second supply voltage; and a voltage control unit coupled to said voltage detection unit, wherein said voltage control unit is configured to selectively enable said first supply voltage and said second supply voltage, and wherein said voltage control unit is coupled to at least a second pin of said processor, wherein a second signal on said second pin is indicative of a number of supply voltages required by said processor, wherein said voltage control unit is configured to selectively enable said first supply voltage and said second supply voltage responsive to said second signal.
Claim 6
Dependent Claim
46 words
The apparatus as recited in claim 3 wherein said voltage detection unit is further coupled to a third pin of said processor, wherein a third signal on said third pin is indicative of a third voltage for said first supply voltage independent of said first signal.
Claim 7
Dependent Claim
44 words
The apparatus as recited in claim 4 wherein said voltage detection unit comprises a first resistor coupled between a first node and a ground and a second resistor coupled to said first node, and wherein said third pin is coupled to said first node.
Claim 8
Dependent Claim
36 words
The apparatus as recited in claim 5 wherein said second resistor is coupled to a second node to which a third resistor is also coupled, and wherein said first pin is coupled to said second node.
Claim 9
Dependent Claim
84 words
The apparatus as recited in claim 6 wherein said third resistor is coupled to a third node, and wherein a reference input of a voltage regulator circuit is coupled to said third node, and wherein said voltage detection unit further comprises a fourth resistor coupled to said third node and a fourth node, and wherein an output of said voltage regulator circuit is coupled to said fourth node, and wherein said fourth node is coupled to provide said first supply voltage to said processor.
Claim 10
Dependent Claim
45 words
The apparatus as recited in claim 7 wherein said voltage detection unit further comprises a fifth resistor coupled between a fifth node and said ground and a sixth resistor coupled to said fifth node, and wherein said first pin is coupled to said fifth node.
Claim 11
Dependent Claim
86 words
The apparatus as recited in claim 8 wherein said sixth resistor is coupled to a sixth node, and wherein a reference input of a second voltage regulator circuit is coupled to said sixth node, and wherein said voltage detection unit further comprises a seventh resistor coupled to said sixth node and a seventh node, and wherein an output of said second voltage regulator circuit is coupled to said seventh node, and wherein said seventh node is coupled to provide said second supply voltage to said processor.
Claim 12
Independent Claim
155 words
A method comprising: receiving a first signal from a first pin of a processor, said first signal indicative of a value of each of a first supply voltage for a core section of said processor and a second supply voltage for an input/output buffer of said processor, said first supply voltage different from said second supply voltage, wherein said first signal, in a first state, is indicative of a first voltage for said first supply voltage and a second voltage for said second supply voltage; receiving a second signal on a second pin of said processor, said second signal indicative of said first supply voltage independent of said first signal; adjusting said first supply voltage and said second supply voltage responsive to said first signal and said second signal; and receiving a third signal on a third pin of said processor, said third signal indicative of a number of supply voltages required by said processor.
Claim 13
Independent Claim
155 words
A method comprising: receiving a first signal from a first pin of a processor, said first signal indicative of a value of each of a first supply voltage for a core section of said processor and a second supply voltage for an input/output buffer of said processor, said first supply voltage different from said second supply voltage, wherein said first signal, in a first state, is indicative of a first voltage for said first supply voltage and a second voltage for said second supply voltage; receiving a second signal on a second pin of said processor, said second signal indicative of said first supply voltage independent of said first signal; adjusting said first supply voltage and said second supply voltage responsive to said first signal and said second signal; and receiving a third signal on a third pin of said processor, said third signal indicative of a number of supply voltages required by said processor.
References Cited (Backward Citations)
US5546563A
Cited
US5551012A
Cited
US5613130A
Cited
US6035407A
Cited
US5939868A
Cited
US5943227A
Cited
US5862351A
Cited
US5757171A
Cited
US5864225A
Cited
US6058030A
Cited
US5951681A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2004-12-03 | 2005-06-04 | 2005-12-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2008-12-03 | 2009-06-04 | 2009-12-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2012-12-03 | 2013-06-04 | 2013-12-04 | $7700.00 | Window Closed / Lapsed |