Patent US6320877B1 successfully refreshed from Google Patents.
← Back to Patent Explorer
US6320877B1 Expired / Lapsed US ⏱️ 0.0 years remaining

System and method for data bus interface

Assignee: Alcatel USA Sourcing Inc
•
Filing: 2000-03-10
•
Granted: 2001-11-20
•
Expires: 2020-03-10
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A system for interfacing with a data bus is provided. The system includes an egress bus data interface that can receive a single incoming stream of STM data and ATM data. The egress bus data interface transmits a single incoming stream of STM data, and a single incoming stream of ATM. The system also includes an ingress bus data interface. The ingress bus interface receives a single outgoing stream of STM data and a single outgoing stream of ATM data. The STM data and ATM data are transmitted in a single outgoing stream.

Inventors

  • 👤 Russell L. Humphrey
  • 👤 Jose A. Garcia
  • 👤 Long V. Vo

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 06:04
CPC Classifications
H; H04; H04L; H04L49/00; H04L49/30; H04L49/3081; H04L12/00; H04L12/64; H04L12/6402; H04L49/55; H04L49/552; H04Q; H04Q11/00; H04Q11/04; H04Q11/0428; H04Q11/0478; H04J; H04J2203/00; H04J2203/0001; H04J2203/0046; H04J2203/0048; H04J2203/0089; H04L12/54; H04L12/56; H04L12/5601; H04L2012/5614; H04L2012/5615; H04L2012/5638; H04L2012/5646; H04L2012/5652; H04L2012/5672; H04L49/3009

Claims Analysis

Total Claims: 30
Claim 1
Independent Claim 184 words
A system for interfacing with a data bus comprising: an egress bus data interface operable to receive a pair of single incoming streams, each pair of single incoming streams including both synchronous transfer mode data and asynchronous transfer mode data, the egress bus data interface operable to separately generate and transmit a first incoming stream of synchronous transfer mode data and a second incoming stream of asynchronous transfer mode data each from a selected one of the pair of single incoming streams, wherein the first incoming stream of synchronous transfer mode data is generated from either a same one or a different one of the pair of single incoming streams used to generate the second incoming stream of asynchronous transfer mode data; and an ingress bus data interface coupled to the egress bus data interface, the ingress bus data interface operable to receive a first outgoing stream of synchronous transfer mode data and a second outgoing stream of asynchronous transfer mode data and to transmit a pair of single outgoing streams each including both synchronous transfer mode data and asynchronous transfer mode data therefrom.
Claim 2
Independent Claim 184 words
A system for interfacing with a data bus comprising: an egress bus data interface operable to receive a pair of single incoming streams, each pair of single incoming streams including both synchronous transfer mode data and asynchronous transfer mode data, the egress bus data interface operable to separately generate and transmit a first incoming stream of synchronous transfer mode data and a second incoming stream of asynchronous transfer mode data each from a selected one of the pair of single incoming streams, wherein the first incoming stream of synchronous transfer mode data is generated from either a same one or a different one of the pair of single incoming streams used to generate the second incoming stream of asynchronous transfer mode data; and an ingress bus data interface coupled to the egress bus data interface, the ingress bus data interface operable to receive a first outgoing stream of synchronous transfer mode data and a second outgoing stream of asynchronous transfer mode data and to transmit a pair of single outgoing streams each including both synchronous transfer mode data and asynchronous transfer mode data therefrom.
Claim 3
Dependent Claim 37 words
The system of claim 1 wherein the egress bus data interface is further operable to receive idle data in each of the pair of single incoming streams of synchronous transfer mode data and asynchronous transfer mode data.
Claim 4
Dependent Claim 37 words
The system of claim 1 wherein the ingress bus data interface is further operable to transmit idle data in each of the pair of single outgoing streams of synchronous transfer mode data and asynchronous transfer mode data.
Claim 5
Dependent Claim 30 words
The system of claim 1 wherein the pair of single incoming streams of synchronous transfer mode data and asynchronous transfer mode data each comprise a plurality of egress bus frames.
Claim 6
Dependent Claim 34 words
The system of claim 1 wherein the pair of single incoming streams each including synchronous transfer mode data and asynchronous transfer mode data each comprise a frame header and a plurality of bus slots.
Claim 7
Dependent Claim 22 words
The system of claim 4 wherein each egress bus frame comprises a 32-byte frame header and a plurality of 64-byte bus slots.
Claim 8
Dependent Claim 23 words
The system of claim 1 wherein the first incoming stream of synchronous transfer mode data comprises a plurality of synchronous transfer mode datagrams.
Claim 9
Dependent Claim 23 words
The system of claim 1 wherein the second incoming stream of asynchronous transfer mode data comprises a plurality of proprietary packet layer datagrams.
Claim 10
Dependent Claim 28 words
The system of claim 8 wherein each proprietary packet layer datagram comprises an proprietary packet layer header, an proprietary packet layer payload, and eight bits of CRC-8 data.
Claim 11
Dependent Claim 31 words
The system of claim 1 wherein the pair of single outgoing streams each including synchronous transfer mode data and asynchronous transfer mode data each comprise a plurality of ingress bus frames.
Claim 12
Dependent Claim 34 words
The system of claim 1 wherein the pair of single outgoing streams each including synchronous transfer mode data and asynchronous transfer mode data each comprise a frame header and a plurality of bus slots.
Claim 13
Dependent Claim 22 words
The system of claim 10 wherein each ingress bus frame comprises a 32-byte frame header and a plurality of 64-byte bus slots.
Claim 14
Dependent Claim 23 words
The system of claim 1 wherein the first outgoing stream of synchronous transfer mode data comprises a plurality of synchronous transfer mode datagrams.
Claim 15
Dependent Claim 23 words
The system of claim 1 wherein the second outgoing stream of asynchronous transfer mode data comprises a plurality of proprietary packet layer datagrams.
Claim 16
Dependent Claim 28 words
The system of claim 14 wherein each proprietary packet layer datagram comprises an proprietary packet layer header, an proprietary packet layer payload, and eight bits of CRC-8 data.
Claim 17
Independent Claim 208 words
A system for interfacing with a data bus comprising: an egress bus data interface operable to receive a pair of single incoming streams of synchronous transfer mode data, asynchronous transfer mode data, and idle data, the egress bus data interface operable to generate and transmit a first incoming stream of synchronous transfer mode data and a second incoming stream of asynchronous transfer mode data each from a selected one of the pair of single incoming streams, wherein the first incoming stream of synchronous transfer mode data is generated from either a same one or a different one of the pair of single incoming streams used to generate the second incoming stream of asynchronous transfer mode data; an ingress bus data interface coupled to the egress bus data interface, the ingress bus data interface operable to receive a first outgoing stream of synchronous transfer mode data and a second outgoing stream of asynchronous transfer mode data, the ingress bus data interface operable to transmit a pair of single outgoing streams each having synchronous transfer mode data, asynchronous transfer mode data, and idle data; and wherein the pair of single incoming streams and the pair of single outgoing streams further include a frame header and a plurality of bus slots.
Claim 18
Independent Claim 208 words
A system for interfacing with a data bus comprising: an egress bus data interface operable to receive a pair of single incoming streams of synchronous transfer mode data, asynchronous transfer mode data, and idle data, the egress bus data interface operable to generate and transmit a first incoming stream of synchronous transfer mode data and a second incoming stream of asynchronous transfer mode data each from a selected one of the pair of single incoming streams, wherein the first incoming stream of synchronous transfer mode data is generated from either a same one or a different one of the pair of single incoming streams used to generate the second incoming stream of asynchronous transfer mode data; an ingress bus data interface coupled to the egress bus data interface, the ingress bus data interface operable to receive a first outgoing stream of synchronous transfer mode data and a second outgoing stream of asynchronous transfer mode data, the ingress bus data interface operable to transmit a pair of single outgoing streams each having synchronous transfer mode data, asynchronous transfer mode data, and idle data; and wherein the pair of single incoming streams and the pair of single outgoing streams further include a frame header and a plurality of bus slots.
Claim 19
Independent Claim 131 words
A system for interfacing with a data bus comprising: an egress bus data interface operable to receive a plurality of egress bus frames over a pair of incoming streams and to separately generate and transmit incoming synchronous transfer mode datagrams and incoming proprietary packet layer datagrams each from a selected one of the pair of incoming streams, wherein the incoming synchronous transfer mode datagrams are generated from either a same one or a different one of the pair of incoming streams used to generate the proprietary packet layer datagrams; and an ingress bus data interface operable to receive a plurality of outgoing synchronous transfer mode datagrams and a plurality of outgoing proprietary packet layer datagrams and to transmit a plurality of ingress bus frames therefrom over a pair of outgoing streams.
Claim 20
Independent Claim 131 words
A system for interfacing with a data bus comprising: an egress bus data interface operable to receive a plurality of egress bus frames over a pair of incoming streams and to separately generate and transmit incoming synchronous transfer mode datagrams and incoming proprietary packet layer datagrams each from a selected one of the pair of incoming streams, wherein the incoming synchronous transfer mode datagrams are generated from either a same one or a different one of the pair of incoming streams used to generate the proprietary packet layer datagrams; and an ingress bus data interface operable to receive a plurality of outgoing synchronous transfer mode datagrams and a plurality of outgoing proprietary packet layer datagrams and to transmit a plurality of ingress bus frames therefrom over a pair of outgoing streams.
Claim 21
Dependent Claim 45 words
The system of claim 17 comprising: each of the egress bus frames further comprises: a 32-byte frame header; and a plurality of 64-byte bus slots; and each of the ingress bus frames further comprises: a 32-byte frame header; and a plurality of 64-byte bus slots.
Claim 22
Independent Claim 142 words
A system for interfacing with a data bus comprising: an egress bus data interface operable to receive a plurality of egress bus frames and to transmit incoming synchronous transfer mode datagrams and incoming internal proprietary packet layer datagrams therefrom; and an ingress bus data interface operable to receive a plurality of outgoing synchronous transfer mode datagrams and a plurality of outgoing internal proprietary packet layer datagrams and to transmit a plurality of ingress bus frames therefrom, each of the plurality of ingress bus frames carrying both synchronous transfer mode data and asynchronous transfer mode data in separate datagram formats, wherein the proprietary packet layer datagrams comprise a proprietary packet layer header, a proprietary packet layer payload, and eight bits of CRC-8 data, the ingress bus data interface operable to provide ingress bus frames to the egress bus data interface for loopback processing.
Claim 23
Independent Claim 142 words
A system for interfacing with a data bus comprising: an egress bus data interface operable to receive a plurality of egress bus frames and to transmit incoming synchronous transfer mode datagrams and incoming internal proprietary packet layer datagrams therefrom; and an ingress bus data interface operable to receive a plurality of outgoing synchronous transfer mode datagrams and a plurality of outgoing internal proprietary packet layer datagrams and to transmit a plurality of ingress bus frames therefrom, each of the plurality of ingress bus frames carrying both synchronous transfer mode data and asynchronous transfer mode data in separate datagram formats, wherein the proprietary packet layer datagrams comprise a proprietary packet layer header, a proprietary packet layer payload, and eight bits of CRC-8 data, the ingress bus data interface operable to provide ingress bus frames to the egress bus data interface for loopback processing.
Claim 24
Independent Claim 139 words
A method for interfacing with a data bus comprising: receiving a plurality of egress bus frames over a pair of incoming streams; separating synchronous transfer mode data and asynchronous transfer mode data from each of the egress bus frames of each pair of incoming streams; selecting one of the pair of incoming streams; generating and transmitting the synchronous transfer mode data over a first data bus from a selected one of the pair of incoming streams; and generating and transmitting the asynchronous transfer mode data over a second data bus from a selected one of the pair of incoming streams, wherein the synchronous transfer mode data on the first bus is generated from either a same one or a different one of the pair of incoming streams used to generate the asynchronous transfer mode data on the second bus.
Claim 25
Independent Claim 139 words
A method for interfacing with a data bus comprising: receiving a plurality of egress bus frames over a pair of incoming streams; separating synchronous transfer mode data and asynchronous transfer mode data from each of the egress bus frames of each pair of incoming streams; selecting one of the pair of incoming streams; generating and transmitting the synchronous transfer mode data over a first data bus from a selected one of the pair of incoming streams; and generating and transmitting the asynchronous transfer mode data over a second data bus from a selected one of the pair of incoming streams, wherein the synchronous transfer mode data on the first bus is generated from either a same one or a different one of the pair of incoming streams used to generate the asynchronous transfer mode data on the second bus.
Claim 26
Dependent Claim 31 words
The method of claim 20 wherein transmitting the synchronous transfer mode data over a first data bus comprises transmitting a plurality of synchronous transfer mode datagrams over the first data bus.
Claim 27
Dependent Claim 31 words
The method of claim 20 wherein transmitting the asynchronous transfer mode data over a second data bus comprises transmitting a plurality of proprietary packet layer datagrams over the second data bus.
Claim 28
Independent Claim 176 words
A method for interfacing with a data bus comprising: receiving synchronous transfer mode data over a first data bus; receiving asynchronous transfer mode data over a second data bus; combining the synchronous transfer mode data and asynchronous transfer mode data into a plurality of ingress bus frames; transmitting the plurality of ingress bus frames over separate ingress buses, each of the plurality of ingress bus frames carrying both synchronous transfer mode data and asynchronous transfer mode data in separate datagram formats; providing the ingress bus frames for loopback processing; wherein combining the synchronous transfer mode data and the asynchronous transfer mode data further comprises: determining whether a predetermined bus slot of the ingress bus frames is to carry a synchronous transfer mode datagram or an internal proprietary packet layer datagram; transmitting a synchronous transfer mode datagram in the predetermined bus slot if the bus slot is to carry synchronous transfer mode data; and transmitting an internal proprietary packet layer datagram in the predetermined bus slot if the bus slot is to carry asynchronous transfer mode data.
Claim 29
Independent Claim 176 words
A method for interfacing with a data bus comprising: receiving synchronous transfer mode data over a first data bus; receiving asynchronous transfer mode data over a second data bus; combining the synchronous transfer mode data and asynchronous transfer mode data into a plurality of ingress bus frames; transmitting the plurality of ingress bus frames over separate ingress buses, each of the plurality of ingress bus frames carrying both synchronous transfer mode data and asynchronous transfer mode data in separate datagram formats; providing the ingress bus frames for loopback processing; wherein combining the synchronous transfer mode data and the asynchronous transfer mode data further comprises: determining whether a predetermined bus slot of the ingress bus frames is to carry a synchronous transfer mode datagram or an internal proprietary packet layer datagram; transmitting a synchronous transfer mode datagram in the predetermined bus slot if the bus slot is to carry synchronous transfer mode data; and transmitting an internal proprietary packet layer datagram in the predetermined bus slot if the bus slot is to carry asynchronous transfer mode data.
Claim 30
Dependent Claim 87 words
The method of claim 23 wherein combining the synchronous transfer mode data and the asynchronous transfer mode data further comprises: determining whether a predetermined bus slot of the ingress bus frame must contain a synchronous transfer mode datagram or an iMPAX packet layer datagram; transmitting a synchronous transfer mode datagram in the predetermined bus slot if the bus slot must contain synchronous transfer mode data; and transmitting an iMPAX packet layer datagram in the predetermined bus slot if the bus slot must contain asynchronous transfer mode data.

References Cited (Backward Citations)

US5173901A Cited
US5144619A Cited
US5293570A Cited
US5577037A Cited
US5526344A Cited
US5555243A Cited
US5570355A Cited
US5568475A Cited
WO1997003526A2 Cited
US5898670A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2004-11-19 2005-05-21 2005-11-20 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2008-11-19 2009-05-21 2009-11-20 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2012-11-19 2013-05-21 2013-11-20 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag