US6239495B1
Expired / Lapsed
US
⏱️ 0.0 years remaining
Multichip semiconductor device and memory card
Assignee: Toshiba Corp
•
Filing: 1999-07-29
•
Granted: 2001-05-29
•
Expires: 2019-07-29
Abstract
Abstract A multichip semiconductor device comprises a plurality of semiconductor chips, each including elements integrated in a semiconductor substrate. The semiconductor chips have substantially the same structure. Each semiconductor chip includes a connecting plug inserted in a through hole made through the semiconductor substrate. The semiconductor chips are stacked in layers. The connecting plugs of the semiconductor chips are selectively connected through metal bumps. Allocation of addresses of the semiconductor chips is designated by a connecting pattern of the bumps.
Inventors
- 👤 Koji Sakui
- 👤 Junichi Miyamoto
- 👤 Nobuo Hayasaka
- 👤 Katsuya Okumura
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 10:11
CPC Classifications
G; G11; G11C; G11C5/00; G11C5/06; G11C5/02; G11C5/04; G11C8/00; G11C8/12; H; H10; H10W; H10W20/00; H10W20/20; H10W90/00; H10W72/00; H10W72/90; H10W72/941; H10W72/9415; H10W90/20; H10W90/297; H10W90/701; H10W90/721; H10W90/722
Claims Analysis
Total Claims: 19
Claim 1
Independent Claim
80 words
A multichip semiconductor device comprising a plurality of semiconductor chips of substantially same structure stacked in layers, each semiconductor chip including: a semiconductor substrate and elements integrated therein; a circuit formed in the semiconductor substrate; a connecting plug inserted in a through hole made through the semiconductor substrate; and a bump for selectively connecting the connecting plug in the semiconductor substrate, wherein the circuits formed in the semiconductor substrate are selected in accordance with a connecting pattern of the bumps.
Claim 2
Dependent Claim
80 words
A multichip semiconductor device comprising a plurality of semiconductor chips of substantially same structure stacked in layers, each semiconductor chip including: a semiconductor substrate and elements integrated therein; a circuit formed in the semiconductor substrate; a connecting plug inserted in a through hole made through the semiconductor substrate; and a bump for selectively connecting the connecting plug in the semiconductor substrate, wherein the circuits formed in the semiconductor substrate are selected in accordance with a connecting pattern of the bumps.
Claim 3
Dependent Claim
26 words
A multichip semiconductor device according to claim 1 , wherein allocation of addresses of the semiconductor chips is designated by the connecting pattern of the bumps.
Claim 4
Dependent Claim
49 words
A multichip semiconductor device according to claim 1 , wherein each of the connecting plugs has an insulating film formed on a side wall of the through hole and a conductive feedthrough plug embedded in the through hole and electrically insulated from the semiconductor substrate by the insulating film.
Claim 5
Dependent Claim
32 words
A multichip semiconductor device according to claim 1 , wherein each semiconductor chip further includes a multiple wiring layer electrically connecting the connecting plug with the elements integrated in the semiconductor substrate.
Claim 6
Dependent Claim
42 words
A multichip semiconductor device according to claim 2 , wherein if an n-number of semiconductor chips are stacked in layers, at least an (n−1 )-number of connecting plugs is provided in each semiconductor chip to allocate the addresses of the semiconductor chips.
Claim 7
Dependent Claim
58 words
A multichip semiconductor device according to claim 2 , wherein if an n-number of semiconductor chips are stacked in layers, at least an (n−1)-number of connecting plugs is provided in each semiconductor chip to allocate the addresses of the semiconductor chips, and one of the n-number of semiconductor chips is selected by inputting a [log(n)/log 2]−number of addresses.
Claim 8
Dependent Claim
71 words
A multichip semiconductor device comprising a plurality of semiconductor chips of substantially same structure stacked in layers, each semiconductor chip including: a semiconductor substrate and elements integrated therein; a connecting plug inserted in a through hole made through the semiconductor substrate; and a bump for selectively connecting the connecting plug in the semiconductor substrate, wherein allocation of addresses of the semiconductor chips is designated by a connecting pattern of the bumps.
Claim 9
Dependent Claim
71 words
A multichip semiconductor device comprising a plurality of semiconductor chips of substantially same structure stacked in layers, each semiconductor chip including: a semiconductor substrate and elements integrated therein; a connecting plug inserted in a through hole made through the semiconductor substrate; and a bump for selectively connecting the connecting plug in the semiconductor substrate, wherein allocation of addresses of the semiconductor chips is designated by a connecting pattern of the bumps.
Claim 10
Dependent Claim
19 words
A multichip semiconductor device according to claim 7 , wherein each semiconductor chip is a non-volatile semiconductor memory chip.
Claim 11
Dependent Claim
17 words
A multichip semiconductor device according to claim 7 , wherein each semiconductor chip is a NAND-type EEPROM.
Claim 12
Dependent Claim
41 words
A multichip semiconductor device according to claim 7 , wherein if an n-number of semiconductor chips are stacked in layers, at least an (n−1)-number of connecting plugs is provided in each semiconductor chip to allocate the addresses of the semiconductor chips.
Claim 13
Dependent Claim
58 words
A multichip semiconductor device according to claim 7 , wherein if an n-number of semiconductor chips are stacked in layers, at least an (n−1)-number of connecting plugs is provided in each semiconductor chip to allocate the addresses of the semiconductor chips, and one of the n-number of semiconductor chips is selected by inputting a [log(n)/log 2]−number of addresses.
Claim 14
Dependent Claim
49 words
A multichip semiconductor device according to claim 7 , wherein each of the connecting plugs has an insulating film formed on a side wall of the through hole and a conductive feedthrough plug embedded in the through hole and electrically insulated from the semiconductor substrate by the insulating film.
Claim 15
Dependent Claim
32 words
A multichip semiconductor device according to claim 7 , wherein each semiconductor chip further includes a multiple wiring layer electrically connecting the connecting plug with the elements integrated in the semiconductor substrate.
Claim 16
Dependent Claim
111 words
A memory card comprising: a plurality of semiconductor memory chips of substantially same structure stacked in layers, each semiconductor memory chip including: a semiconductor substrate and elements integrated therein; a connecting plug inserted in a through hole made through the semiconductor substrate; and a bump for selectively connecting the connecting plug in the semiconductor-substrate; a card-like package sealing the plurality of semiconductor memory chips stacked in layers; and terminals, provided on a surface of the card-like package, for transmitting/receiving a signal to/from the semiconductor memory chips through the connecting plugs and the bumps, wherein allocation of addresses of the semiconductor memory chips is designated by a connecting pattern of the bumps.
Claim 17
Dependent Claim
111 words
A memory card comprising: a plurality of semiconductor memory chips of substantially same structure stacked in layers, each semiconductor memory chip including: a semiconductor substrate and elements integrated therein; a connecting plug inserted in a through hole made through the semiconductor substrate; and a bump for selectively connecting the connecting plug in the semiconductor-substrate; a card-like package sealing the plurality of semiconductor memory chips stacked in layers; and terminals, provided on a surface of the card-like package, for transmitting/receiving a signal to/from the semiconductor memory chips through the connecting plugs and the bumps, wherein allocation of addresses of the semiconductor memory chips is designated by a connecting pattern of the bumps.
Claim 18
Dependent Claim
48 words
A memory card according to claim 14 , wherein each of the connecting plugs has an insulating film formed on a side wall of the through hole and a conductive feedthrough plug embedded in the through hole and electrically insulated from the semiconductor substrate by the insulating film.
Claim 19
Dependent Claim
32 words
A memory card according to claim 14 , wherein each semiconductor memory chip further includes a multiple wiring layer electrically connecting the connecting plug with memory circuit integrated in the semiconductor substrate.
References Cited (Backward Citations)
US4803450A
Cited
US5089880A
Cited
US5177594A
Cited
US5579207A
Cited
JPH10223833A
Cited
US6087719A
Cited
US5995379A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2004-05-28 | 2004-11-27 | 2005-05-29 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2008-05-28 | 2008-11-27 | 2009-05-29 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2012-05-28 | 2012-11-27 | 2013-05-29 | $7700.00 | Window Closed / Lapsed |