US6233694B1
Expired / Lapsed
US
⏱️ 0.0 years remaining
Synchronization device for synchronous dynamic random-access memory
Assignee: Thomson Licensing SAS
•
Filing: 1998-12-14
•
Granted: 2001-05-15
•
Expires: 2018-12-14
Abstract
Abstract The device is connected to a memory (7) by an address bus and a data bus. It is characterized in that, on a clock output, it delivers a clock signal (clki_b) to be sent to the clock input of the memory (6), in that the clock signal. (clki) utilized for buffering the addresses and the data to be sent to the memory is the same, with the possible exception of having undergone signal inversion, as the one (clki_b) delivered on the clock output, and in that the same signal (clki_b) is utilized by the buffer (r1) receiving the data from the memory to buffer the data sent by the dynamic memory on the data bus.
Inventors
- 👤 Jean-Marc Allard
- 👤 Frédéric Plissonneau
- 👤 Alain Sorin
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 21:20
CPC Classifications
G; G11; G11C; G11C7/00; G11C7/10; G11C7/1072; G06; G06F; G06F13/00; G06F13/14; G06F13/16; G06F13/1668; G06F13/1689; G11C7/22; G11C8/00; G11C8/06; G11C8/18
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
99 words
A processing device comprising: a synchronous dynamic random-access memory; a controller circuit; an address bus linking said controller circuit to said memory; and a data bus linking said controller circuit to said memory, wherein said controller circuit includes a first buffer for buffering addresses transmitted across said address bus and a second buffer for buffering data transmitted across said data bus in response to a trigger signal, and said memory includes a clock input linked to a clock output of said controller circuit, said controller circuit providing a clock signal derived from said triggering signal to said clock input.
Claim 2
Dependent Claim
99 words
A processing device comprising: a synchronous dynamic random-access memory; a controller circuit; an address bus linking said controller circuit to said memory; and a data bus linking said controller circuit to said memory, wherein said controller circuit includes a first buffer for buffering addresses transmitted across said address bus and a second buffer for buffering data transmitted across said data bus in response to a trigger signal, and said memory includes a clock input linked to a clock output of said controller circuit, said controller circuit providing a clock signal derived from said triggering signal to said clock input.
Claim 3
Dependent Claim
94 words
The device according to claim 1 , wherein said controller circuit further comprises: a third buffer for receiving data from said data bus and including a clock input; a first interface circuit for providing said buffered data to said data bus; a second interface circuit for providing said buffered addresses to said address bus; and a third interface circuit for providing said clock signal to said clock input of said third buffer, wherein said first, second and third interface circuits have a substantially equal transfer time and said clock signal triggers said third buffer.
Claim 4
Dependent Claim
71 words
The device according to claim 2 , wherein said controller further comprises: a fourth buffer; and a fifth buffer, said fourth and fifth buffers being connected in series at an output of said third buffer, wherein said fourth buffer is triggered by an inverse of said triggering signal and said fifth buffer is triggered by said triggering signal to provide data from said third buffer in synchronism with said triggering signal.
Claim 5
Dependent Claim
45 words
The device according to claim 3 , wherein said controller circuit further includes a circuit clock input linked to said clock input of said third buffer, said clock signal provided by said controller circuit being reinput through said clock input for triggering said third buffer.
References Cited (Backward Citations)
JPH01261325A
Cited
US5448715A
Cited
US5630096A
Cited
US5802596A
Cited
US5896347A
Cited
US6014339A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2004-05-14 | 2004-11-13 | 2005-05-15 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2008-05-14 | 2008-11-13 | 2009-05-15 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2012-05-14 | 2012-11-13 | 2013-05-15 | $7700.00 | Window Closed / Lapsed |