← Back to Patent Explorer
US6208643B1 Expired / Lapsed US ⏱️ 0.0 years remaining

Apparatus and method for analyzing bitstreams

Assignee: Sarnoff Corp
•
Filing: 1997-10-10
•
Granted: 2001-03-27
•
Expires: 2017-10-10
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A bitstream analyzer for detecting and verifying errors in the bitstream such as inconsistencies of time base and program specific information in real time is disclosed. Frequency tracking is provided with only a single time reference, by tracking the time of reception of various time-elements.

Inventors

  • 👤 Charles B. Dieterich
  • 👤 Ragnar H. Jonsson

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-27 14:47
CPC Classifications
H; H04; H04N; H04N21/00; H04N21/40; H04N21/43; H04N21/4302; H04N21/4305; H04L; H04L1/00; H04L1/20; H04L1/205; H04N17/00; H04N17/004; H04N21/20; H04N21/23; H04N21/238; H04N21/2389; H04N21/242; H04N21/438; H04N21/4385; H04N21/442; H04N21/44209; H04N21/4425

Claims Analysis

Total Claims: 32
Claim 1
Independent Claim 98 words
Apparatus for evaluating a bitstream having a plurality of packets, where the packets carry time-elements, said apparatus comprising: a buffer for receiving one or more of the plurality of packets; a counter, coupled to said buffer, for recording a plurality of timestamps for the received packets, where each of said timestamps records a reception time of one of said packets; a processor, couple to said buffer, for evaluating the time-elements carried by said packets by using said timestamps from said counter; and a memory coupled to said processor, for storing said plurality of timestamps simultaneously from said counter.
Claim 2
Dependent Claim 98 words
Apparatus for evaluating a bitstream having a plurality of packets, where the packets carry time-elements, said apparatus comprising: a buffer for receiving one or more of the plurality of packets; a counter, coupled to said buffer, for recording a plurality of timestamps for the received packets, where each of said timestamps records a reception time of one of said packets; a processor, couple to said buffer, for evaluating the time-elements carried by said packets by using said timestamps from said counter; and a memory coupled to said processor, for storing said plurality of timestamps simultaneously from said counter.
Claim 3
Dependent Claim 15 words
The apparatus of claim 1 , wherein said processor evaluates said time-elements in real time.
Claim 4
Dependent Claim 34 words
The apparatus of claim 1 , further comprises: an interrupt controller, coupled to said counter, for sending an interrupt to said processor, to indicate that a new timestamp has been recorded by said counter.
Claim 5
Dependent Claim 28 words
The apparatus of claim 1 , further comprises: a buffer controller, coupled to said buffer, for controlling said buffer in response to a control signal from said processor.
Claim 6
Dependent Claim 23 words
The apparatus of claim 1 , wherein each of said timestamp records a reception time of a beginning of one of said packets.
Claim 7
Dependent Claim 20 words
The apparatus of claim 5 , wherein said processor analyzes said time-elements to detect a Program Clock Reference (PCR) jitter.
Claim 8
Dependent Claim 17 words
The apparatus of claim 5 , wherein said processor analyzes said time-elements to detect a PCR gap.
Claim 9
Dependent Claim 17 words
The apparatus of claim 5 , wherein said processor analyzes said time-elements to detect a PCR discontinuity.
Claim 10
Dependent Claim 21 words
The apparatus of claim 5 , wherein said processor analyzes said time-elements to detect an inter-arrival time of Service Information (SI).
Claim 11
Dependent Claim 85 words
Method for evaluating a bitstream having a plurality of packets, where the packets carry time-elements, said method comprising the step of: a) receiving one or more of the plurality of packets into a buffer; b) recording a plurality of timestamps for said received packets, where each of said timestamps records a reception time of one of said packets; c) using a processor to evaluate the time-elements carried by said packets by using said timestamps; and d) simultaneously storing said plurality of timestamps into a memory.
Claim 12
Dependent Claim 85 words
Method for evaluating a bitstream having a plurality of packets, where the packets carry time-elements, said method comprising the step of: a) receiving one or more of the plurality of packets into a buffer; b) recording a plurality of timestamps for said received packets, where each of said timestamps records a reception time of one of said packets; c) using a processor to evaluate the time-elements carried by said packets by using said timestamps; and d) simultaneously storing said plurality of timestamps into a memory.
Claim 13
Dependent Claim 18 words
The method of claim 10 , wherein said evaluating said time-elements step (c) is performed in real time.
Claim 14
Dependent Claim 22 words
The method of claim 10 , wherein said storing step (d) stores said plurality of timestamps into a table in said memory.
Claim 15
Dependent Claim 27 words
The method of claim 10 , further comprising the step of: (b′) sending an interrupt to said processor to indicate that a new timestamp has been recorded.
Claim 16
Dependent Claim 23 words
The method of claim 10 , wherein each of said timestamp records a reception time of a beginning of one of said packets.
Claim 17
Dependent Claim 20 words
The method of claim 14 , wherein said processor analyzes said time-elements to detect a Program Clock Reference (PCR) jitter.
Claim 18
Dependent Claim 17 words
The method of claim 14 , wherein said processor analyzes said time-elements to detect a PCR gap.
Claim 19
Dependent Claim 17 words
The method of claim 14 , wherein said processor analyzes said time-elements to detect a PCR discontinuity.
Claim 20
Dependent Claim 21 words
The method of claim 14 , wherein said processor analyzes said time-elements to detect an inter-arrival time of Service Information (SI).
Claim 21
Dependent Claim 117 words
A decoding system for decoding and evaluating a bitstream having a plurality of packets, where the packets carry time-elements, said decoding system comprising: a decoder; and a bitstream analyzer, coupled to said decoder, wherein said bitstream analyzer comprises: a buffer for receiving one or more of the plurality of packets; a counter, coupled to said buffer, for recording a plurality of timestamps for the received packets, where each of said timestamps records a reception tune of one of said packets; a processor, coupled to said buffer, for evaluating the time-elements carried by said packets by using said timestamps from said counter; and a memory, coupled said processor, for storing said plurality of timestamps simultaneously from said counter.
Claim 22
Dependent Claim 117 words
A decoding system for decoding and evaluating a bitstream having a plurality of packets, where the packets carry time-elements, said decoding system comprising: a decoder; and a bitstream analyzer, coupled to said decoder, wherein said bitstream analyzer comprises: a buffer for receiving one or more of the plurality of packets; a counter, coupled to said buffer, for recording a plurality of timestamps for the received packets, where each of said timestamps records a reception tune of one of said packets; a processor, coupled to said buffer, for evaluating the time-elements carried by said packets by using said timestamps from said counter; and a memory, coupled said processor, for storing said plurality of timestamps simultaneously from said counter.
Claim 23
Dependent Claim 95 words
A computer-readable medium having stored thereon a plurality of instructions, the plurality of instructions including instructions which, when executed by a processor, cause the processor to perform the steps comprising of: a) receiving one or more of the plurality of packets into a buffer; b) recording a plurality of timestamps for said received packets, where each of said timestamps records a reception time of one of said packets; c) using a processor to evaluate the time-elements carried by said packets by using said timestamps; and d) simultaneously storing said plurality of timestamps into a memory.
Claim 24
Dependent Claim 95 words
A computer-readable medium having stored thereon a plurality of instructions, the plurality of instructions including instructions which, when executed by a processor, cause the processor to perform the steps comprising of: a) receiving one or more of the plurality of packets into a buffer; b) recording a plurality of timestamps for said received packets, where each of said timestamps records a reception time of one of said packets; c) using a processor to evaluate the time-elements carried by said packets by using said timestamps; and d) simultaneously storing said plurality of timestamps into a memory.
Claim 25
Dependent Claim 19 words
The computer-readable medium of claim 20 , wherein said evaluating said time-elements step (c) is performed in real time.
Claim 26
Dependent Claim 23 words
The computer-readable medium of claim 20 , wherein said storing step (d) stores said plurality of timestamps into a table in said memory.
Claim 27
Dependent Claim 28 words
The computer-readable medium of claim 20 , further comprising the step of: (b′) sending an interrupt to said processor to indicate that a new timestamp has been recorded.
Claim 28
Dependent Claim 24 words
The computer-readable medium of claim 20 , wherein each of said timestamp records a reception time of a beginning of one of said packets.
Claim 29
Dependent Claim 21 words
The computer-readable medium of claim 24 , wherein said processor analyzes said time-elements to detect a Program Clock Reference (PCR) jitter.
Claim 30
Dependent Claim 18 words
The computer-readable medium of claim 24 , wherein said processor analyzes said time-elements to detect a PCR gap.
Claim 31
Dependent Claim 18 words
The computer-readable medium of claim 24 , wherein said processor analyzes said time-elements to detect a PCR discontinuity.
Claim 32
Dependent Claim 22 words
The computer-readable medium of claim 24 , wherein said processor analyzes said time-elements to detect an inter-arrival time of Service Information (SI).

References Cited (Backward Citations)

US4675862A Cited
US5051742A Cited
US5313454A Cited
US5659634A Cited
US5535193A Cited
US5590116A Cited
US5898695A Cited
US5805602A Cited
US5764626A Cited
US5640388A Cited
US5838678A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2004-03-26 2004-09-25 2005-03-27 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2008-03-26 2008-09-25 2009-03-27 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2012-03-26 2012-09-25 2013-03-27 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag