US6201754B1
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor memory device having function of supplying stable power supply voltage
Assignee: Renesas Electronics Corp
•
Filing: 2000-02-28
•
Granted: 2001-03-13
•
Expires: 2020-02-28
Abstract
Abstract The inventive semiconductor memory device comprises a synchronous circuit formed by a PLL circuit requiring precise operations, an internal circuit group and a VDC circuit. The VDC circuit, a capacitor, a PMOS transistor for a dummy current and an NMOS transistor serving as a high impedance element are arranged for the synchronous circuit. The VDC circuit is arranged for the internal circuit group. The VDC circuit eliminates power supply noise. The PMOS transistor stabilizes the operation of a differential amplifier of the VDC circuit. The capacitor keeps potential difference between a power supply side and a GND side constant. The NMOS transistor stabilizes the voltage on the GND side.
Inventors
- 👤 Tsukasa Ooishi
- 👤 Jun Setogawa
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 22:36
CPC Classifications
G; G11; G11C; G11C5/00; G11C5/14; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/4063; G11C11/407; G11C11/4074; G11C5/143; G11C5/147
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
75 words
A semiconductor memory device comprising: an internal circuit including a memory cell array; a voltage supply node; a synchronous circuit operating on the basis of an operating voltage received from said voltage supply node for generating an internal clock deciding operation timing of said internal circuit; a power source for supplying a voltage to said internal circuit and said voltage supply node; and a voltage stabilizing circuit stabilizing the voltage of said voltage supply node.
Claim 2
Dependent Claim
75 words
A semiconductor memory device comprising: an internal circuit including a memory cell array; a voltage supply node; a synchronous circuit operating on the basis of an operating voltage received from said voltage supply node for generating an internal clock deciding operation timing of said internal circuit; a power source for supplying a voltage to said internal circuit and said voltage supply node; and a voltage stabilizing circuit stabilizing the voltage of said voltage supply node.
Claim 3
Dependent Claim
53 words
The semiconductor memory device in accordance with claim 1 , wherein said voltage stabilizing circuit includes: a detection circuit detecting change of the voltage of said voltage supply node, and a circuit supplying the voltage from said power source to said voltage supply node in response to an output of said detection circuit.
Claim 4
Dependent Claim
114 words
The semiconductor memory device in accordance with claim 2 , wherein said power source includes: a first power source corresponding to a first voltage, and a second power source supplying a second voltage lower than said first voltage, said voltage supply node includes: a first voltage supply node corresponding to said first power source, and a second voltage supply node corresponding to said second power source, said voltage stabilizing circuit is provided between said first power source and said first voltage supply node, and said semiconductor memory device further comprises a dummy current generation circuit feeding a dummy current from said first voltage supply node to said second voltage supply node at prescribed timing.
Claim 5
Dependent Claim
38 words
The semiconductor memory device in accordance with claim 3 , wherein said dummy current generation circuit includes: a transistor provided between said first voltage supply node and said second voltage supply node and rendered conductive at prescribed timing.
Claim 6
Dependent Claim
108 words
The semiconductor memory device in accordance with claim 2 , wherein said power source includes: a first power source corresponding to a first voltage, and a second power source supplying a second voltage lower than said first voltage, said voltage supply node includes: a first voltage supply node corresponding to said first power source, and a second voltage supply node corresponding to said second power source, said voltage stabilizing circuit is provided between said first power source and said first voltage supply node, and said semiconductor memory device further comprises a high impedance element raising the impedance between said second voltage supply node and said second power source.
Claim 7
Dependent Claim
130 words
The semiconductor memory device in accordance with claim 2 , wherein said power source includes: a first power source corresponding to a first voltage, and a second power source supplying a second voltage lower than said first voltage, said voltage supply node includes: a first voltage supply node corresponding to said first power source, and a second voltage supply node corresponding to said second power source, said voltage stabilizing circuit is provided between said first power source and said first voltage supply node, and said semiconductor memory device further comprises a voltage change circuit provided between said first voltage supply node and said second voltage supply node for changing the voltage of said first voltage supply node and the voltage of said second voltage supply node in the same direction.
Claim 8
Dependent Claim
32 words
The semiconductor memory device in accordance with claim 6 , wherein said voltage change circuit includes: a capacitive element provided between said first voltage supply node and said second voltage supply node.
Claim 9
Dependent Claim
31 words
The semiconductor memory device in accordance with claim 2 , further comprising a filter provided between said power source and said voltage stabilizing circuit for cutting noise of said power source.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2004-03-12 | 2004-09-11 | 2005-03-13 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2008-03-12 | 2008-09-11 | 2009-03-13 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2012-03-12 | 2012-09-11 | 2013-03-13 | $7700.00 | Window Closed / Lapsed |