Claims Analysis
Total Claims: 4
Claim 1
Independent Claim
151 words
A method of controlling first and second processing elements which have associated respective first and second address memories, and associated respective first and second data memories, the method comprising storing first and second pluralities of address entries in the first and second address memories respectively, exchanging four address entries between the first and second address memories, retrieving eight data entries from a common data store on the basis of the address entries held in the first address memory, the data entries being for interpolation by the processing elements, storing the retrieved data entries in the first data memory, and exchanging four data entries between the first and second data memories, such that the first data memory includes data entries corresponding to the address entries stored in the first address memory, and such that the second data memory includes data entries corresponding to the address entries stored in the second address memory.
Claim 2
Independent Claim
151 words
A method of controlling first and second processing elements which have associated respective first and second address memories, and associated respective first and second data memories, the method comprising storing first and second pluralities of address entries in the first and second address memories respectively, exchanging four address entries between the first and second address memories, retrieving eight data entries from a common data store on the basis of the address entries held in the first address memory, the data entries being for interpolation by the processing elements, storing the retrieved data entries in the first data memory, and exchanging four data entries between the first and second data memories, such that the first data memory includes data entries corresponding to the address entries stored in the first address memory, and such that the second data memory includes data entries corresponding to the address entries stored in the second address memory.
Claim 3
Independent Claim
176 words
A method of controlling first and second processing elements which have associated respective first and second address memories, and associated respective first and second data memories, the method comprising storing first and second pluralities of address entries in the first and second address memories respectively, exchanging a predetermined number of address entries between the first and second address memories, retrieving data entries from a common data store on the basis of the address entries held in the first address memory, storing the retrieved data entries in the first data memory, retrieving data entries from the common data store on the basis of the address entries held in the second address memory and storing them in the second data memory, and then exchanging the predetermined number of data entries between the first and second data memories, such that the first data memory includes data entries corresponding to the address entries stored in the first address memory, and such that the second data memory includes data entries corresponding to the address entries stored in the second address memory.
Claim 4
Independent Claim
176 words
A method of controlling first and second processing elements which have associated respective first and second address memories, and associated respective first and second data memories, the method comprising storing first and second pluralities of address entries in the first and second address memories respectively, exchanging a predetermined number of address entries between the first and second address memories, retrieving data entries from a common data store on the basis of the address entries held in the first address memory, storing the retrieved data entries in the first data memory, retrieving data entries from the common data store on the basis of the address entries held in the second address memory and storing them in the second data memory, and then exchanging the predetermined number of data entries between the first and second data memories, such that the first data memory includes data entries corresponding to the address entries stored in the first address memory, and such that the second data memory includes data entries corresponding to the address entries stored in the second address memory.