High frequency semiconductor device

Claim 2

A high frequency semiconductor device, comprising: a substrate having a substantially flat principal surface configured for stable and reliable flip chip mounting, with a predetermined circuit pattern including at least an input line, an output line, and a ground electrode provided on the principal surface; and a transistor which has a drain electrode, a source electrode, and a gate electrode and is mounted on the substrate by a flip chip mounting, wherein the source electrode and the ground electrode are connected to each other by a first bump in the flip chip mounting, and a through hole having a conductive pattern on an inside surface thereof, filled with a metal, for supplying a ground potential to the ground electrode is provided in at least in a portion of a region opposing to the drain electrode or the source electrode in the ground electrode.

Claim 3

A high frequency semi conductor device according to claim 1, wherein the transistor further comprises: a source electrode pad which is electrically connected to the source electrode by a source extension line; and a gate electrode pad which is electrically connected to the gate electrode by a gate extension line, and wherein a width of the source extension line at an overlapped area of the source extension line and the gate extension line is smaller than a width of the source electrode.

Claim 4

A high frequency semiconductor device according to claim 1, wherein each of the drain electrode and the gate electrode comprise a first region and a second region, wherein at least one of said first and second regions do not oppose the around electrode.

Claim 5

A high frequency semiconductor device according to claim 1, wherein the transistor comprises a first region and a second region, wherein said second region does not oppose the ground electrode; and at least one of the drain electrode and the gate electrode is formed only in the second region.

Claim 6

A high frequency semiconductor device according to claim 4, wherein both of the drain electrode and the gate electrode are formed only in the second region of the transistor.

Claim 7

A high frequency semiconductor device according to claim 4, wherein the ground electrode has a comb-shaped pattern.

Claim 8

A high frequency semiconductor device according to claim 4, wherein the ground electrode has an island-shaped pattern.

Claim 9

A high frequency semiconductor device according to claim 1, wherein: the ground electrode is formed in a band shape; the transistor further includes a source electrode pad which is electrically connected to the source electrode by a source extension line and a gate electrode pad which is electrically connected to the gate electrode by a gate extension line; and a width of the ground electrode is smaller than a distance between the drain extension line and the gate extension line.

Claim 10

A high frequency semiconductor device according to claim 1, wherein the first bump has a layered structure including a lower bump layer and an upper bump layer provided on the lower bump layer; and a hardness of the lower bump layer is different from a hardness of the upper bump layer, such that a ratio of Vickers hardness of the lower bump layer to Vickers hardness of the upper bump layer is greater than about 3, which provides a suppression in a variation of a threshold voltage.

Claim 11

A high frequency semiconductor device according to claim 1, wherein the first bump has a cross section of a substantially n-sided shape (where n is an integer equal to or greater than 4).

Claim 12

A high frequency semiconductor device according to claim 1, wherein a plurality of the first bumps are provided; and each of the plurality of the first bumps has substantially the same size.

Claim 13

A high frequency semiconductor device according to claim 1, further comprising a second bump for electrically connecting at least one of the gate electrode and the drain electrode to the circuit pattern on the substrate, wherein the second bump has substantially the same size as the first bump.

Claim 14

A high frequency semiconductor device according to claim 12, wherein a plurality of the first bumps and a plurality of the second bumps are provided; and each of the plurality of the first bumps and the plurality of the second bumps has substantially the same size.

Claim 15

A high frequency semiconductor device according to claim 1, wherein the flip chip mounting is performed by a microbump bonding method, wherein the parasitic inductance caused by the first bump is substantially suppressed.

Claim 16

A high frequency semiconductor device according to claim 1, wherein the substrate is a (100) substrate; and the transistor is mounted on the substrate so that a longitudinal direction of the gate electrode is substantially parallel to a {010} direction of the substrate.

Claim 17

A high frequency semiconductor device according to claim 1, wherein the substrate is a (100) substrate; and the transistor is mounted on the substrate so that a longitudinal direction of the gate electrode is substantially parallel to a {001} direction of the substrate.

Claim 18

A high frequency semiconductor device, comprising: a substrate having a substantially flat principal surface, with a predetermined circuit pattern including at least an input line, an output line, and a ground electrode provided on the principal surface; and a transistor which has a drain electrode, a source electrode, and a gate electrode and is mounted on the substrate by a flip chip mounting, wherein the source electrode and the ground electrode are connected to each other by a first bump in the flip chip mounting, wherein the transistor further comprises: a source electrode pad which is electrically connected to the source electrode by a source extension line, and a gate electrode pad which is electrically connected to the gate electrode by a gate extension line, and wherein a width of the source extension line at an overlapped area of the source extension line and the gate extension line is smaller than a width of the source electrode, and wherein a ratio of the width of the source extension line at the overlapped area of the source extension line and the gate extension line to the width of the source electrode is in the range of up to 0.5.

Claim 19

A high frequency semiconductor device, comprising: a substrate having a substantially flat principal surface, with a predetermined circuit pattern including at least an input line, an output line, and a ground electrode provided on the principal surface; and a transistor which has a drain electrode, a source electrode, and a gate electrode and is mounted on the substrate by a flip chip mounting, wherein the source electrode and the ground electrode are connected to each other by a first bump in the flip chip mounting, wherein the transistor further comprises: a source electrode pad which is electrically connected to the source electrode by a source extension line, and a gate electrode pad which is electrically connected to the gate electrode by a gate extension line, and wherein a width of the source extension line at an overlapped area of the source extension line and the gate extension line is smaller than a width of the source electrode, and wherein a ratio of the width of the source extension line at the overlapped area of the source extension line and the gate extension line to the width of the source electrode is in the range of up to 0.5.