Delay lock loop

Claim 2

A delay lock loop circuit for a semiconductor chip, comprising: a receiver for receiving a system clock signal and outputting a first clock signal derived from the system clock signal; a phase detector for receiving the first clock signal and comparing the first clock signal to a feedback clock signal; a delay circuit coupled to the phase detector to provide a delay adjusted clock signal; an off chip driver circuit for receiving the delay adjusted clock signal and outputting data to a plurality of output terminals in accordance with the delay adjusted clock signal derived from the first clock signal; and a feedback loop circuit coupled between the off chip driver circuit and the phase detector, the feedback loop circuit including an on-chip delay circuit for modeling on-chip delay and a package delay circuit for modeling chip package delay, the feedback loop circuit providing the feedback clock signal which is delayed by the on-chip delay circuit and the package delay circuit.

Claim 3

The delay lock loop as recited in claim 1, wherein the off chip driver circuit includes a plurality of off chip drivers which receive the delay adjusted clock signal and output the data in accordance with the delay adjusted clock signal.

Claim 4

The delay lock loop as recited in claim 2, wherein one of the plurality of off chip drivers is coupled to the feedback loop circuit.

Claim 5

The delay lock loop as recited in claim 3, wherein the one of the plurality of off chip drives includes transistors and the transistors are reduced in size by about 1/50 to conserve power.

Claim 6

The delay lock loop as recited in claim 4, wherein the on chip delay circuit includes passive RC devices, the passive RC devices having a magnitude increased by about 50 to achieve an appropriate output voltage from the on chip delay circuit.

Claim 7

The delay lock loop as recited in claim 1, wherein the on chip delay circuit includes an interface logic circuit.

Claim 8

The delay lock loop as recited in claim 6, wherein the interface logic circuit further includes a scaled stub series termination logic interface.

Claim 9

The delay lock loop as recited in claim 1, wherein the package delay circuit outputs a clock signal which is delayed with package delay.

Claim 10

The delay lock loop as recited in claim 1, wherein the package delay circuit includes an inverter chain to provide delay.

Claim 11

The delay lock loop as recited in claim 1, wherein the feedback loop circuit includes an additional receiver.

Claim 12

The delay lock loop as recited in claim 1, wherein the package delay circuit includes adjustable delay elements wherein adjustment is provided by trimmable fuses to provide a predetermined delay.

Claim 13

The delay lock loop as recited in claim 11, wherein the trimmable fuses provide delay adjustment in at least 100 ps increments.

Claim 14

A delay lock loop circuit for a semiconductor chip comprising: a first receiver for receiving a system clock signal and outputting a first clock signal derived from the system clock signal; a phase detector for receiving the first clock signal and comparing the first clock signal to a feedback clock signal; a delay circuit coupled to the phase detector to provide a delay adjusted clock signal; a phase detector for receiving the first clock signal and comparing the first clock signal to a feedback clock signal; a plurality of drivers for receiving the delay adjusted clock signal and for outputting data to a plurality of output terminals, the plurality of drivers receiving the delay adjusted clock signal through a clock distribution path; a feedback loop circuit, coupled to one of the plurality of drivers including: a logic interface circuit electrically coupled to said one of the plurality of drivers for providing on-chip delays; a second receiver coupled to the logic interface circuit; and a package delay circuit coupled to the second receiver for providing a package delay to the feedback clock signal.

Claim 15

A delay lock loop circuit for a semiconductor chip comprising: a first receiver for receiving a system clock signal and outputting a first clock signal derived from the system clock signal; a phase detector for receiving the first clock signal and comparing the first clock signal to a feedback clock signal; a delay circuit coupled to the phase detector to provide a delay adjusted clock signal; a phase detector for receiving the first clock signal and comparing the first clock signal to a feedback clock signal; a plurality of drivers for receiving the delay adjusted clock signal and for outputting data to a plurality of output terminals, the plurality of drivers receiving the delay adjusted clock signal through a clock distribution path; a feedback loop circuit, coupled to one of the plurality of drivers including: a logic interface circuit electrically coupled to said one of the plurality of drivers for providing on-chip delays; a second receiver coupled to the logic interface circuit; and a package delay circuit coupled to the second receiver for providing a package delay to the feedback clock signal.

Claim 16

The delay lock loop as recited in claim 13, wherein the one of said plurality of drivers includes driver transistors and the transistors are reduced in size by about 1/50 to conserve power.

Claim 17

The delay lock loop as recited in claim 14, wherein the logic interface includes passive RC devices, the passive RC devices having a magnitude increased by about 50 to achieve an output voltage for the logic interface circuit.

Claim 18

The delay lock loop as recited in claim 13, wherein the interface logic circuit outputs a clock signal which is delayed with on chip circuitry.

Claim 19

The delay lock loop as recited in claim 13, wherein the interface logic circuit includes a scaled stub series termination logic interface.

Claim 20

The delay lock loop as recited in claim 13, wherein the package delay circuit provides delay due to bondwire and leadframe delays.

Claim 21

The delay lock loop as recited in claim 13, wherein the package delay circuit includes an inverter chain to provide delay.

Claim 22

The delay lock loop as recited in claim 13, wherein the package delay circuit includes adjustable delay elements wherein adjustment is provided by trimmable fuses to provide a predetermined delay.

Claim 23

The delay lock loop as recited in claim 20, wherein the trimmable fuses provide delay adjustment in at least 100 ps increments.

Claim 24

A delay lock loop circuit for semiconductor chips comprising: a receiver for receiving a system clock signal and outputting a first clock signal derived from the system clock signal; a phase detector for receiving the first clock signal and comparing the first clock signal to a feedback clock signal; a delay circuit coupled to the phase detector to provide a delay adjusted clock signal; an off chip driver circuit for receiving the delay adjusted clock signal and outputting data to a plurality of output terminals in accordance with the delay adjusted clock signal derived from the first clock signal; and a feedback loop circuit coupled between the off chip driver circuit and the phase detector, the feedback loop circuit including an on-chip delay circuit for modeling on-chip delay and a package delay circuit for modeling chip package delay, the feedback loop circuit providing the feedback clock signal which is delayed by the on-chip delay circuit and the package delay circuit; and the off chip driver circuit including an off chip driver coupled to the on chip delay circuit to form the feedback loop circuit, the off chip driver adapted for providing delay to the feedback clock signal, the off chip driver and the on chip delay circuit being scaled by a scaling factor to adjust power dissipation of the feedback loop circuit.

Claim 25

A delay lock loop circuit for semiconductor chips comprising: a receiver for receiving a system clock signal and outputting a first clock signal derived from the system clock signal; a phase detector for receiving the first clock signal and comparing the first clock signal to a feedback clock signal; a delay circuit coupled to the phase detector to provide a delay adjusted clock signal; an off chip driver circuit for receiving the delay adjusted clock signal and outputting data to a plurality of output terminals in accordance with the delay adjusted clock signal derived from the first clock signal; and a feedback loop circuit coupled between the off chip driver circuit and the phase detector, the feedback loop circuit including an on-chip delay circuit for modeling on-chip delay and a package delay circuit for modeling chip package delay, the feedback loop circuit providing the feedback clock signal which is delayed by the on-chip delay circuit and the package delay circuit; and the off chip driver circuit including an off chip driver coupled to the on chip delay circuit to form the feedback loop circuit, the off chip driver adapted for providing delay to the feedback clock signal, the off chip driver and the on chip delay circuit being scaled by a scaling factor to adjust power dissipation of the feedback loop circuit.

Claim 26

The delay lock loop as recited in claim 22, wherein the off chip driver includes components reduced by the scaling factor and the on chip delay circuit includes components increased by the scaling factor.

Claim 27

The delay lock loop as recited in claim 22, wherein the scaling factor is about 50.

Claim 28

The delay lock loop as recited in claim 22, wherein the on chip delay circuit includes passive RC devices, the passive RC devices having a magnitude. increased by the scaling factor and the off chip driver includes transistors having their size reduced by the scaling factor.

Claim 29

The delay lock loop recited in claim 22, wherein the package delay circuit includes an inverter chain to provide delay.

Claim 30

The delay lock loop as recited 22, wherein the feedback loop circuit includes an additional receiver to model the delay of the first receiver.

Claim 31

The delay lock loop as recited 22, wherein the feedback loop circuit includes an additional receiver to model the delay of the first receiver.

Claim 32

The delay lock loop as recited in claim 22, wherein the package delay circuit includes adjustable delay elements wherein adjustment is provided by trimmable fuses to provide a predetermined delay.

Claim 33

The delay lock loop as in claim 28, wherein the trimmable fuses provide delay adjustment in at least 100 ps increments.