Patent CH391996A successfully refreshed from Google Patents.
Patent US1762207A successfully refreshed from Google Patents.
Patent US6128746A successfully refreshed from Google Patents.
US6128746A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Continuously powered mainstore for large memory subsystems
Assignee: International Business Machines Corp
•
Filing: 1997-08-26
•
Granted: 2000-10-03
•
Expires: 2017-08-26
Abstract
Abstract A memory arrangement, where a memory control logic, which drives a memory array, is maintained in a volatile power domain, and clock redrive circuitry, address control redrive circuitry, data transceiver, and the memory array itself are all maintained in a non-volatile power domain, in order to increase the effective life time of a battery backup system. The memory arrangement includes buffering circuitry to prevent leakage currents, and the appropriate control of nets between the memory control logic and the memory array, in order to avoid additional sources of leakage current and bus driver contentions.
Inventors
- 👤 Scott D. Clark
- 👤 Mark G. Veldhuizen
- 👤 Randall S. Jensen
- 👤 Joseph A. Kirscht
- 👤 Paul W. Rudrud
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 14:09
CPC Classifications
G; G06; G06F; G06F1/00; G06F1/26; G06F1/32; G06F1/3203; G06F1/3234; G06F1/325; G06F1/3275; G06F1/3287; Y; Y02; Y02D; Y02D10/00
Claims Analysis
Total Claims: 16
Claim 1
Independent Claim
90 words
A computer system, comprising: a memory circuit for storing data; a memory control circuit for controlling a flow of data to and from said memory circuit; and a redrive circuit for boosting control and data signals received from said memory control circuit and supplying boosted control and data signals to said memory circuit; wherein when said computer system is in a low power mode, said redrive circuit and said memory circuit are maintained in a non-volatile power domain and said memory control logic is maintained in a volatile power domain.
Claim 2
Dependent Claim
90 words
A computer system, comprising: a memory circuit for storing data; a memory control circuit for controlling a flow of data to and from said memory circuit; and a redrive circuit for boosting control and data signals received from said memory control circuit and supplying boosted control and data signals to said memory circuit; wherein when said computer system is in a low power mode, said redrive circuit and said memory circuit are maintained in a non-volatile power domain and said memory control logic is maintained in a volatile power domain.
Claim 3
Dependent Claim
57 words
The computer system of claim 1, said computer system further comprising: a pullup circuit for pulling up a value supplied to said redrive circuit to a valid logic level to drive said redrive circuit; and a buffer device for preventing current leakage from the non-volatile power domain into the volatile power domain in the low power mode.
Claim 4
Dependent Claim
21 words
The computer system of claim 2, wherein said buffer device is a non-inverting buffer and said pullup circuit is a resistor.
Claim 5
Dependent Claim
17 words
The computer system of claim 2, wherein said pullup circuit is provided separate from said redrive circuit.
Claim 6
Dependent Claim
32 words
The computer system of claim 2, wherein said buffer device prevents current leakage from said redrive circuit in the non-volatile power domain to said memory control circuit in the volatile power domain.
Claim 7
Dependent Claim
32 words
The computer system of claim 2, wherein said buffer device prevents current leakage from said redrive circuit in the non-volatile power domain to a positive voltage source in the volatile power domain.
Claim 8
Dependent Claim
32 words
The computer system of claim 4, wherein said buffer device prevents current leakage from said redrive circuit in the non-volatile power domain to said memory control circuit in the volatile power domain.
Claim 9
Dependent Claim
32 words
The computer system of claim 4, wherein said buffer device prevents current leakage from said redrive circuit in the non-volatile power domain to a positive voltage source in the volatile power domain.
Claim 10
Independent Claim
120 words
A method of controlling a computer system, including a memory circuit, a memory control circuit, and a redrive circuit to enter and exit a low power mode, comprising the steps of: (a) placing the memory circuit in a self-timed refresh mode, upon receipt of a low clock enable signal and a self-timed refresh command; (b) driving all outputs of the memory control circuit to the redrive circuit low; (c) tri-stating all outputs of the memory control circuit to the redrive circuit; (d) removing volatile power to enter the low power mode; (e) restore volatile power to exit the low power mode; and (f) removing the memory circuit from the self-timed refresh mode, upon receipt of a high clock enable signal.
Claim 11
Independent Claim
120 words
A method of controlling a computer system, including a memory circuit, a memory control circuit, and a redrive circuit to enter and exit a low power mode, comprising the steps of: (a) placing the memory circuit in a self-timed refresh mode, upon receipt of a low clock enable signal and a self-timed refresh command; (b) driving all outputs of the memory control circuit to the redrive circuit low; (c) tri-stating all outputs of the memory control circuit to the redrive circuit; (d) removing volatile power to enter the low power mode; (e) restore volatile power to exit the low power mode; and (f) removing the memory circuit from the self-timed refresh mode, upon receipt of a high clock enable signal.
Claim 12
Dependent Claim
36 words
The method of claim 9, wherein the low power mode, the redrive circuit and the memory circuit are maintained in a non-volatile power domain and the memory control logic is maintained in a volatile power domain.
Claim 13
Dependent Claim
24 words
The method of claim 9, wherein before said step (b), all outputs of the memory control circuit to the redrive circuit are also tri-stated.
Claim 14
Dependent Claim
43 words
The method of claim 9, wherein the redrive circuit includes a clock enable redrive circuit and a bidirectional transceiver circuit and the low clock enable signal from the clock enable redrive circuit is set high and then provided to the bidirectional transceiver circuit.
Claim 15
Dependent Claim
26 words
The method of claim 9, wherein said step (a) further includes driving all outputs to a bidirectional transceiver circuit low except for a read enable signal.
Claim 16
Dependent Claim
23 words
The method of claim 13, wherein the read enable high prevents the bidirectional transceiver circuit from driving back to the memory control circuit.
References Cited (Backward Citations)
US4383184A
Cited
US5490118A
Cited
US5600841A
Cited
US5675808A
Cited
US5604709A
Cited
US5898880A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2003-10-03 | 2004-04-03 | 2004-10-03 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2007-10-03 | 2008-04-03 | 2008-10-03 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2011-10-03 | 2012-04-03 | 2012-10-03 | $7700.00 | Window Closed / Lapsed |