US6119196A
Expired / Lapsed
US
⏱️ 0.0 years remaining
System having multiple arbitrating levels for arbitrating access to a shared memory by network ports operating at different data rates
Assignee: Oracle America Inc
•
Filing: 1997-06-30
•
Granted: 2000-09-12
•
Expires: 2017-06-30
Abstract
Abstract A method and apparatus for managing a buffer memory in a packet switch that is shared between multiple ports in a network system. The apparatus comprises a plurality of slow data port interfaces configured to transmit data at a first data rate between a slow data port and the buffer memory and a plurality of fast data port interfaces configured to transmit data at a second data rate between a fast data port and the buffer memory. A first level arbiter is coupled to the plurality of slow data port interfaces. The first level arbiter chooses an access request of one the slow data ports and outputs the access request. A second level arbiter is coupled to the plurality of fast data port interfaces and to the output of the first level arbiter. The second level arbiter chooses an access request from among a plurality access requests from the fast data port interfaces and the access request from the first level arbiter, and forwards the chosen access request to the memory.
Inventors
- 👤 Shimon Muller
- 👤 Binh Pham
- 👤 Curt Berg
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 18:27
CPC Classifications
H; H04; H04L; H04L49/00; H04L49/10; H04L49/103; G; G06; G06F; G06F13/00; G06F13/14; G06F13/16; G06F13/1605; H04L49/25; H04L49/253; H04L49/254; H04L49/35; H04L49/351; H04L49/352
Claims Analysis
Total Claims: 18
Claim 1
Independent Claim
159 words
An apparatus for managing a buffer memory in a packet switch that is shared between multiple ports in a network system, comprising: a plurality of slow data port interfaces configured to transmit data at a first data rate between a slow data port and the buffer memory; a plurality of fast data port interfaces configured to transmit data at a second data rate between a fast data port and the buffer memory; a first level arbiter coupled to the plurality of slow data port interfaces configured to choose an access request of one the slow data ports and output the access request; and a second level arbiter coupled to the plurality of fast data port interfaces and to the output of the first level arbiter configured to choose an access request from among a plurality access requests from the fast data port interfaces and the access request from the first level arbiter to be serviced by the buffer memory.
Claim 2
Independent Claim
159 words
An apparatus for managing a buffer memory in a packet switch that is shared between multiple ports in a network system, comprising: a plurality of slow data port interfaces configured to transmit data at a first data rate between a slow data port and the buffer memory; a plurality of fast data port interfaces configured to transmit data at a second data rate between a fast data port and the buffer memory; a first level arbiter coupled to the plurality of slow data port interfaces configured to choose an access request of one the slow data ports and output the access request; and a second level arbiter coupled to the plurality of fast data port interfaces and to the output of the first level arbiter configured to choose an access request from among a plurality access requests from the fast data port interfaces and the access request from the first level arbiter to be serviced by the buffer memory.
Claim 3
Dependent Claim
126 words
The apparatus of claim 1, wherein the first level arbiter comprises: a first level write arbiter circuit, comprising: an arbitration circuit configured to receive a plurality of memory write access requests from a plurality of slow data ports and transmit a write grant signal to one of the slow data ports; a command multiplexor configured to receive a plurality of command words from the plurality of slow data ports and output one of the command words in response to a signal from the arbitration circuit; and a data multiplexor configured to receive at least one segment of at least one data word from the plurality of slow data ports and output a segment of a data word in response to a signal from the arbitration circuit.
Claim 4
Dependent Claim
67 words
The apparatus of claim 2, wherein the first level write arbiter further comprises: load circuitry configured to receive the command word; and accumulation circuitry wherein sequential segments of data are received from the data multiplexor and accumulated in response to a signal from the load circuitry to form a data word, a tag word, and a write address from one of the plurality of slow data ports.
Claim 5
Dependent Claim
39 words
The apparatus of claim 3, wherein the accumulation circuitry outputs the accumulated data word from a first data register in parallel to the memory and simultaneously accumulates a second data word in sequential segments in a second data register.
Claim 6
Dependent Claim
23 words
The apparatus of claim 4, wherein the segment of data is 16 bits wide and wherein the data word is 128 bits wide.
Claim 7
Dependent Claim
93 words
The apparatus of claim 2, wherein the first level arbiter further comprises a first level read arbiter circuit comprising: an arbitration circuit configured to receive a plurality of memory read access requests from a plurality of slow data ports and transmit a read grant signal to one of the slow data ports; and a read address multiplexor configured to receive a plurality of read addresses from the plurality of slow data ports and transmit one of the plurality of read addresses to the memory in response to a signal from the arbitration circuit.
Claim 8
Dependent Claim
100 words
The apparatus of claim 1, wherein the second level arbiter comprises: an arbitration circuit configured to receive the plurality of access requests from the fast data port interfaces, including read and write access requests and the access request from the first level arbiter, including a read request and a write request, and output a read grant signal, a write grant signal, and memory control signals to a memory controller; and a plurality of multiplexors configured to receive information from the fast data port interfaces and the first level arbiter and output information in response to signals from the arbitration circuit.
Claim 9
Dependent Claim
43 words
The apparatus of claim 7, wherein the information received by the plurality of multiplexors includes data information, address information, and tag information and wherein the plurality of multiplexors output information associated with a port whose access request is granted by the arbitration circuit.
Claim 10
Dependent Claim
43 words
The apparatus of claim 8, wherein the second level arbiter further comprises an address multiplexor configured to receive a read address and a write address and output the read address or the write address in response to a signal from the arbitration circuit.
Claim 11
Dependent Claim
27 words
The apparatus of claim 9, wherein the second level arbiter further comprises pipeline registers configured to store data and tag information to be written to the memory.
Claim 12
Dependent Claim
36 words
The apparatus of claim 1, wherein the slow data ports transmit data at a rate of 100 Mbps and wherein the fast data ports transmit data at ten times the rate of the slow data ports.
Claim 13
Independent Claim
100 words
A method for controlling access to a shared resource in a network by network clients operating at different data rates, comprising the steps of: receiving an access request from at least one slow client configured to operate at a first data rate; receiving an access request from at least one fast client configured to operate at a second data rate; arbitrating among access requests of slow clients to select a slow client access request; and arbitrating among access requests of fast clients and the slow client access request to select an access request to be serviced by the shared resource.
Claim 14
Independent Claim
100 words
A method for controlling access to a shared resource in a network by network clients operating at different data rates, comprising the steps of: receiving an access request from at least one slow client configured to operate at a first data rate; receiving an access request from at least one fast client configured to operate at a second data rate; arbitrating among access requests of slow clients to select a slow client access request; and arbitrating among access requests of fast clients and the slow client access request to select an access request to be serviced by the shared resource.
Claim 15
Dependent Claim
44 words
The method of claim 12, wherein the step of receiving an access request from the slow client includes the steps of: receiving a slow write access request; and receiving command bits, write data, and a write address associated with the slow write access request.
Claim 16
Dependent Claim
46 words
The method of claim 13, further comprising the step of, when the slow write access request is granted, using the command bits to identify an area of a storage location that is shared among the slow clients for storing the write data and the write address.
Claim 17
Dependent Claim
44 words
The method of claim 14, wherein the step of receiving an access request from the fast client includes the steps of: receiving a fast write access request; and receiving command bits, write data, and a write address associated with the fast write access request.
Claim 18
Dependent Claim
53 words
The method of claim 15, further comprising the steps of: when the fast write access request is granted, using the command bits to assemble the write data and the write address in a storage area associated with a fast client; and writing the assembled write data and write address to the shared resource.
References Cited (Backward Citations)
US4539637A
Cited
US4627052A
Cited
US4652874A
Cited
US4641302A
Cited
US4935869A
Cited
US4737953A
Cited
US4850042A
Cited
US4807111A
Cited
US4811337A
Cited
US4899333A
Cited
US4922503A
Cited
US4933938A
Cited
US5220562A
Cited
US5130977A
Cited
US5278830A
Cited
US5163046A
Cited
US5159685A
Cited
US5210746A
Cited
US5301333A
Cited
US5309437A
Cited
US5231633A
Cited
US5150358A
Cited
US5481540A
Cited
US5251205A
Cited
US5353412A
Cited
US5490260A
Cited
US5293379A
Cited
US5500860A
Cited
US5420862A
Cited
US5392432A
Cited
US5875464A
Cited
US5461624A
Cited
US5313454A
Cited
US5343471A
Cited
US5742760A
Cited
US5720032A
Cited
US5432907A
Cited
US5457681A
Cited
US5517488A
Cited
US5425028A
Cited
US5291482A
Cited
US5490252A
Cited
US5410540A
Cited
US5649109A
Cited
US5404538A
Cited
US5425026A
Cited
US5410722A
Cited
US5459714A
Cited
US5365514A
Cited
US5485578A
Cited
US5386413A
Cited
US5402415A
Cited
US5455820A
Cited
US5426736A
Cited
US5396602A
Cited
US5553067A
Cited
US5394402A
Cited
US5555405A
Cited
US5515376A
Cited
US5610905A
Cited
US5473607A
Cited
US5422838A
Cited
US5790546A
Cited
US5485455A
Cited
US5570365A
Cited
US5535202A
Cited
US5509123A
Cited
US5459717A
Cited
US5602841A
Cited
US5572522A
Cited
US5592476A
Cited
US5689518A
Cited
US5606669A
Cited
US5617421A
Cited
US5583981A
Cited
US5615340A
Cited
US5751967A
Cited
US5640605A
Cited
US5619500A
Cited
US5594727A
Cited
US5490139A
Cited
US5675741A
Cited
US5784573A
Cited
US5931980A
Cited
US5726977A
Cited
US5566170A
Cited
US5550816A
Cited
US5745048A
Cited
US5706472A
Cited
US5561666A
Cited
US5633865A
Cited
US5561791A
Cited
US5838677A
Cited
US5608726A
Cited
US5802278A
Cited
US5822319A
Cited
US5802047A
Cited
US5619661A
Cited
US5734865A
Cited
US5636371A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2003-09-12 | 2004-03-13 | 2004-09-12 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2007-09-12 | 2008-03-13 | 2008-09-12 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2011-09-12 | 2012-03-13 | 2012-09-12 | $7700.00 | Window Closed / Lapsed |