Patent US6100549A successfully refreshed from Google Patents.
US6100549A
Expired / Lapsed
US
⏱️ 0.0 years remaining
High breakdown voltage resurf HFET
Assignee: VLSI Technology LLC
•
Filing: 1998-08-12
•
Granted: 2000-08-08
•
Expires: 2018-08-12
Abstract
Abstract A high breakdown voltage HFET includes a reduced surface field (RESURF) layer of p-type conductivity GaN positioned on a substrate with a channel layer of n-type conductivity GaN positioned thereon. A barrier layer of n-type conductivity Al x Ga 1-x N is positioned on the channel layer to form a lateral channel adjacent to and parallel with the interface. A gate electrode is positioned on the barrier layer overlying the lateral channel and a drain electrode is positioned on the channel layer in contact with the lateral channel and spaced to one side of the gate electrode a distance which determines the breakdown voltage. A source electrode is positioned on the channel layer to the opposite side of the gate electrode, in contact with the lateral channel and also in contact with the RESURF layer.
Inventors
- 👤 Charles E. Weitzel
- 👤 Mohit Bhatnagar
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 20:15
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/051; H10D30/80; H10D30/801; H10D62/00; H10D62/80; H10D62/85; H10D62/8503
Claims Analysis
Total Claims: 21
Claim 1
Independent Claim
155 words
A high breakdown voltage HFET comprising: a substrate; a reduced surface field layer positioned on the substrate, the reduced surface field layer having a first conductivity; a channel layer positioned on the reduced surface field layer, the channel layer having a second conductivity; a barrier layer positioned on the channel layer to form an interface therebetween, the barrier layer cooperating with the channel layer to form a lateral channel adjacent to and parallel with the interface; a gate electrode positioned on the barrier layer overlying the lateral channel; a drain electrode positioned on the channel layer in contact with the lateral channel and spaced to one side of the gate electrode a distance determining the breakdown voltage; and a source electrode positioned on the channel layer in contact with the lateral channel and spaced to an opposite side of the gate electrode, the source electrode also being in contact with the reduced surface field layer.
Claim 2
Dependent Claim
155 words
A high breakdown voltage HFET comprising: a substrate; a reduced surface field layer positioned on the substrate, the reduced surface field layer having a first conductivity; a channel layer positioned on the reduced surface field layer, the channel layer having a second conductivity; a barrier layer positioned on the channel layer to form an interface therebetween, the barrier layer cooperating with the channel layer to form a lateral channel adjacent to and parallel with the interface; a gate electrode positioned on the barrier layer overlying the lateral channel; a drain electrode positioned on the channel layer in contact with the lateral channel and spaced to one side of the gate electrode a distance determining the breakdown voltage; and a source electrode positioned on the channel layer in contact with the lateral channel and spaced to an opposite side of the gate electrode, the source electrode also being in contact with the reduced surface field layer.
Claim 3
Dependent Claim
17 words
A high breakdown voltage HFET as claimed in claim 1 wherein the substrate is a semi-insulating material.
Claim 4
Dependent Claim
27 words
A high breakdown voltage HFET as claimed in claim 1 wherein the substrate is a selected from the group consisting of Si, GaN, GaAs, sapphire, and SiC.
Claim 5
Dependent Claim
18 words
A high breakdown voltage HFET as claimed in claim 1 wherein the reduced surface field layer includes GaN.
Claim 6
Dependent Claim
16 words
A high breakdown voltage HFET as claimed in claim 1 wherein the channel layer includes GaN.
Claim 7
Dependent Claim
20 words
A high breakdown voltage HFET as claimed in claim 1 wherein the barrier layer includes Al x Ga 1-x N.
Claim 8
Dependent Claim
21 words
A high breakdown voltage HFET as claimed in claim 1 wherein the reduced surface field layer is doped for p-type conduction.
Claim 9
Dependent Claim
19 words
A high breakdown voltage HFET as claimed in claim 1 wherein the channel layer is doped for n-type conduction.
Claim 10
Dependent Claim
58 words
A high breakdown voltage HFET as claimed in claim 1 wherein the channel layer has a first depletion region and the reduced surface field layer has a second depletion region with the reduced surface field layer and the channel layer each being formed with a thickness and doping such that the first and second depletion regions are merged.
Claim 11
Dependent Claim
25 words
A high breakdown voltage HFET as claimed in claim 1 wherein the HFET is one of a silicon-germanium, gallium arsenide, indium phosphide and gallium-nitride device.
Claim 12
Dependent Claim
165 words
A high breakdown voltage HFET comprising: a substrate; a reduced surface field layer of GaN positioned on the substrate, the reduced surface field layer having a first conductivity; a channel layer of GaN positioned on the reduced surface field layer, the channel layer having a second conductivity; a barrier layer of Al x Ga 1-x N positioned on the channel layer to form an interface therebetween, the barrier layer cooperating with the channel layer to form a lateral channel adjacent to and parallel with the interface; a gate electrode positioned on the barrier layer overlying the lateral channel; a drain electrode positioned on the channel layer in contact with the lateral channel and spaced to one side of the gate electrode a distance determining the breakdown voltage; and a source electrode positioned on the channel layer in contact with the lateral channel and spaced to an opposite side of the gate electrode, the source electrode also being in contact with the reduced surface field layer.
Claim 13
Dependent Claim
165 words
A high breakdown voltage HFET comprising: a substrate; a reduced surface field layer of GaN positioned on the substrate, the reduced surface field layer having a first conductivity; a channel layer of GaN positioned on the reduced surface field layer, the channel layer having a second conductivity; a barrier layer of Al x Ga 1-x N positioned on the channel layer to form an interface therebetween, the barrier layer cooperating with the channel layer to form a lateral channel adjacent to and parallel with the interface; a gate electrode positioned on the barrier layer overlying the lateral channel; a drain electrode positioned on the channel layer in contact with the lateral channel and spaced to one side of the gate electrode a distance determining the breakdown voltage; and a source electrode positioned on the channel layer in contact with the lateral channel and spaced to an opposite side of the gate electrode, the source electrode also being in contact with the reduced surface field layer.
Claim 14
Dependent Claim
17 words
A high breakdown voltage HFET as claimed in claim 11 wherein the substrate is a semi-insulating material.
Claim 15
Dependent Claim
27 words
A high breakdown voltage HFET as claimed in claim 11 wherein the substrate is a selected from the group consisting of Si, GaN, GaAs, sapphire, and SiC.
Claim 16
Dependent Claim
21 words
A high breakdown voltage HFET as claimed in claim 11 wherein the reduced surface field layer is doped for p-type conduction.
Claim 17
Dependent Claim
19 words
A high breakdown voltage HFET as claimed in claim 11 wherein the channel layer is doped for n-type conduction.
Claim 18
Dependent Claim
58 words
A high breakdown voltage HFET as claimed in claim 11 wherein the channel layer has a first depletion region and the reduced surface field layer has a second depletion region with the reduced surface field layer and the channel layer each being formed with a thickness and doping such that the first and second depletion regions are merged.
Claim 19
Dependent Claim
163 words
A high breakdown voltage HFET comprising: a substrate; a reduced surface field layer of GaN positioned on the substrate, the reduced surface field layer having p-type conductivity; a channel layer of GaN positioned on the reduced surface field layer, the channel layer having n-type conductivity; a barrier layer of Al x Ga 1-x N positioned on the channel layer to form an interface therebetween, the barrier layer cooperating with the channel layer to form a lateral channel adjacent to and parallel with the interface; a gate electrode positioned on the barrier layer overlying the lateral channel; a drain electrode positioned on the channel layer in contact with the lateral channel and spaced to one side of the gate electrode a distance determining the breakdown voltage; and a source electrode positioned on the channel layer in contact with the lateral channel and spaced to an opposite side of the gate electrode, the source electrode also being in contact with the reduced surface field layer.
Claim 20
Dependent Claim
163 words
A high breakdown voltage HFET comprising: a substrate; a reduced surface field layer of GaN positioned on the substrate, the reduced surface field layer having p-type conductivity; a channel layer of GaN positioned on the reduced surface field layer, the channel layer having n-type conductivity; a barrier layer of Al x Ga 1-x N positioned on the channel layer to form an interface therebetween, the barrier layer cooperating with the channel layer to form a lateral channel adjacent to and parallel with the interface; a gate electrode positioned on the barrier layer overlying the lateral channel; a drain electrode positioned on the channel layer in contact with the lateral channel and spaced to one side of the gate electrode a distance determining the breakdown voltage; and a source electrode positioned on the channel layer in contact with the lateral channel and spaced to an opposite side of the gate electrode, the source electrode also being in contact with the reduced surface field layer.
Claim 21
Dependent Claim
58 words
A high breakdown voltage HFET as claimed in claim 17 wherein the channel layer has a first depletion region and the reduced surface field layer has a second depletion region with the reduced surface field layer and the channel layer each being formed with a thickness and doping such that the first and second depletion regions are merged.
References Cited (Backward Citations)
JPH01243474A
Cited
US5043776A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2003-08-08 | 2004-02-07 | 2004-08-08 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2007-08-08 | 2008-02-07 | 2008-08-08 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2011-08-08 | 2012-02-07 | 2012-08-08 | $7700.00 | Window Closed / Lapsed |