← Back to Patent Explorer
US6093589A Expired / Lapsed US ⏱️ 0.0 years remaining

Methods for preventing gate oxide degradation

Assignee: Renesas Electronics America Inc
•
Filing: 1997-09-12
•
Granted: 2000-07-25
•
Expires: 2017-09-12
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The degradation of integrity of the gate oxide in a CMOS transistor due to the formation of a tungsten silicide strapping layer on the polycrystalline silicon gate as a result of the migration of fluorine atoms from the tungsten hexafluoride used to form the tungsten silicide is reduced by increasing the dopant concentration of the polycrystalline silicon layer thereby to form dopant atoms in the grain boundaries of the polycrystalline silicon to block the migration of fluorine through the polycrystalline silicon to the underlying gate oxide. By preventing fluorine from reaching the gate oxide in this manner, the degradation of the gate oxide due to the replacement of oxygen by fluorine is decreased. The method maintains the gate-oxide integrity (such as charge-to-breakdown characteristics), and the method also makes more predictable the performance of the resulting transistors by reducing the thickening of the oxide due to the migration of oxygen replaced by fluorine into the underlying silicon substrate thereby to form additional silicon oxide. The polysilicon thus preserves the gate oxide integrity. In addition, the heavily-doped polysilicon will also sufficiently dope the contacted polysilicon and thus reduce the contact resistance of the polycrystalline silicon and silicon.

Inventors

  • 👤 Guo-Qiang (Patrick) Lo
  • 👤 Shih-Ked Lee

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 03:17
CPC Classifications
H; H10; H10D; H10D64/00; H10D64/01; H10D64/013; H10D64/01302; H10D64/01304; H10D64/01306; H10D64/01308; H10D64/01312; H10D64/60; H10D64/66; H10D64/661; H10D64/662; H10D64/663

Claims Analysis

Total Claims: 10
Claim 1
Independent Claim 88 words
A method of fabricating a semiconductor device which comprises: forming a gate oxide layer on a semiconductor substrate; forming at least one polycrystalline silicon layer over said gate oxide layer, said at least one polycrystalline silicon layer being formed with a dopant concentration of at least 10 21 atoms/cc to thereby reduce transmission of fluorine through the at least one polycrystalline silicon layer to the underlying gate oxide layer; and forming a metal silicide layer over said at least one polycrystalline silicon layer using a compound including fluorine.
Claim 2
Independent Claim 88 words
A method of fabricating a semiconductor device which comprises: forming a gate oxide layer on a semiconductor substrate; forming at least one polycrystalline silicon layer over said gate oxide layer, said at least one polycrystalline silicon layer being formed with a dopant concentration of at least 10 21 atoms/cc to thereby reduce transmission of fluorine through the at least one polycrystalline silicon layer to the underlying gate oxide layer; and forming a metal silicide layer over said at least one polycrystalline silicon layer using a compound including fluorine.
Claim 3
Dependent Claim 61 words
The method of claim 1, wherein said forming at least one polycrystalline silicon layer comprises: forming a first polycrystalline silicon layer having a first dopant concentration over said gate oxide layer; and forming a second polycrystalline silicon layer having a second dopant concentration over said first polycrystalline silicon layer, wherein said second dopant concentration is less than said first dopant concentration.
Claim 4
Dependent Claim 22 words
The method of claim 2 wherein said gate oxide layer is thermally grown to a thickness of approximately 60 to 200 Å.
Claim 5
Dependent Claim 20 words
The method of claim 2 wherein said second polycrystalline silicon layer has a dopant concentration of approximately 3×10 20 atoms/cc.
Claim 6
Dependent Claim 19 words
The method of claim 2 wherein said metal silicide layer comprises tungsten silicide formed using a compound including fluorine.
Claim 7
Dependent Claim 23 words
The method of claim 5 wherein the tungsten silicide comprises a ratio of W atoms to Si atoms of 1:approximately 2.5 to 2.8.
Claim 8
Dependent Claim 22 words
The method of claim 1 wherein said gate oxide layer is thermally grown to a thickness of approximately 60 to 200 Å.
Claim 9
Dependent Claim 19 words
The method of claim 1 wherein said metal silicide layer comprises tungsten suicide formed using a compound including fluorine.
Claim 10
Dependent Claim 23 words
The method of claim 8 wherein the tungsten silicide comprises a ratio of W atoms to Si atoms of 1:approximately 2.5 to 2.8.

References Cited (Backward Citations)

US4816425A Cited
US4897368A Cited
US4886764A Cited
US5164333A Cited
US5256894A Cited
US5274261A Cited
US5214305A Cited
US5425392A Cited
US5364803A Cited
US5371396A Cited
US5710454A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2003-07-25 2004-01-24 2004-07-25 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2007-07-25 2008-01-24 2008-07-25 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2011-07-25 2012-01-24 2012-07-25 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag