Patent US5898423A successfully refreshed from Google Patents.
Patent US6087923A successfully refreshed from Google Patents.
US6087923A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Low capacitance chip varistor and fabrication method thereof
Assignee: Ceratech Corp
•
Filing: 1998-03-18
•
Granted: 2000-07-11
•
Expires: 2018-03-18
Abstract
Abstract A low capacitance chip varistor and a fabrication method thereof are described, which are capable of protecting the electronic elements of an electronic instrument from an external and internal surge and being well applicable to an electronic element which requires a low capacitance, and the low capacitance chip varistor includes at least one sheet support layer formed of a member having a low dielectric constant, a varistor layer including at least more than one varistor coating layer formed on the support layer, at least more than two internal electrode folded with a predetermined portion of the varistor layer to be connected with the varistor layer, one end of each of which is extended from a lateral surface of the support layer, and a pair of integrally formed external electrodes formed on a lateral surface of a varistor stack member integrally formed of the support layer, the varistor layer and the internal electrodes to be connected with one end portion of each internal electrode.
Inventors
- 👤 Byeung Joon Ahn
- 👤 Yong Joo Kim
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 12:05
CPC Classifications
H; H01; H01C; H01C7/00; H01C7/18; H01C7/10; H01C7/1006; H01C7/105; H01C7/108; H01C7/112
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
184 words
A low capacitance chip varistor having a capacitance lower than 10 pF, comprising: at least one sheet type first support layer formed of a member having a low dielectric constant; a varitor layer including a plurality of varistor coating layers formed on the first support layer; a second support layer enclosing the varistor layer and having lateral surfaces separated from the varistor layer; a plurality of first internal electrodes connected with the varistor layer, one end of each of which extends from the respective lateral surface of the second support layer; and a pair of integrally formed external electrodes formed on the lateral surfaces of said second support layer, the varistor layer being connected with another end portion of the first internal electrodes, the plurality of varistor coating layers being spaced from one another on the first support layer in a direction extending between the pair of external electrodes and second internal electrodes embedded within the support layers connecting said spaced plurality of varister coating layers to one another, at least two varistor coating layers connected only by one of the second internal electrodes.
Claim 2
Dependent Claim
184 words
A low capacitance chip varistor having a capacitance lower than 10 pF, comprising: at least one sheet type first support layer formed of a member having a low dielectric constant; a varitor layer including a plurality of varistor coating layers formed on the first support layer; a second support layer enclosing the varistor layer and having lateral surfaces separated from the varistor layer; a plurality of first internal electrodes connected with the varistor layer, one end of each of which extends from the respective lateral surface of the second support layer; and a pair of integrally formed external electrodes formed on the lateral surfaces of said second support layer, the varistor layer being connected with another end portion of the first internal electrodes, the plurality of varistor coating layers being spaced from one another on the first support layer in a direction extending between the pair of external electrodes and second internal electrodes embedded within the support layers connecting said spaced plurality of varister coating layers to one another, at least two varistor coating layers connected only by one of the second internal electrodes.
Claim 3
Dependent Claim
21 words
The chip varistor of claim 1, wherein said sheet type first support layer is formed of a plurality of ceramic sheets.
Claim 4
Dependent Claim
17 words
The chip varistor of claim 1, wherein said varistor coating layers are formed by a printing method.
Claim 5
Dependent Claim
42 words
The chip varistor of claim 3, wherein said varistor coating layers are formed of a varistor material selected from the group comprising ZnO, BaTiO 3 and SrTiO 3 or is formed of a compound of ZnO, BaTiO 3 and SrTiO 3 .
Claim 6
Dependent Claim
82 words
The chip varistor of claim 4, wherein said varistor coating layers are formed of an assistance material selected from the group comprising Bi 2 O 3 , Sb 2 O 3 , MnO 2 , Co 2 O 3 , Al 2 O, and PbO or an assistance material formed of a compound of Bi 2 O 3 , Sb 2 O 3 , MnO 2 , Co 2 O 3 , Al 2 O, and PbO including the above-mentioned varistor material.
References Cited (Backward Citations)
JPS60702A
Cited
US5119062A
Cited
US5115221A
Cited
US5235310A
Cited
JPH056806A
Cited
US5412357A
Cited
US5565838A
Cited
US5757263A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2003-07-11 | 2004-01-10 | 2004-07-11 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2007-07-11 | 2008-01-10 | 2008-07-11 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2011-07-11 | 2012-01-10 | 2012-07-11 | $7700.00 | Window Closed / Lapsed |