Patent US6057714A successfully refreshed from Google Patents.
← Back to Patent Explorer
US6057714A Expired / Lapsed US ⏱️ 0.0 years remaining

Double balance differential active ring mixer with current shared active input balun

Assignee: Skyworks Solutions Inc
•
Filing: 1998-05-29
•
Granted: 2000-05-02
•
Expires: 2018-05-29
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A frequency conversion or synthesis circuit including a double balance differential active ring mixer with a current shared active radio frequency (RF) input balun, suitable for use in an RF receiver. The circuit is configured to be coupled to a bias circuit for providing a relatively constant current and a buffer circuit for receiving a signal from a local oscillator (LO) source and generating differential LO signals. The circuit includes an input node for receiving an electronic input signal; a balun circuit including a common gate amplifier having a source, a drain, and a gate, the source being coupled to the input node, the gate being DC coupled to the bias circuit and AC coupled, directly or indirectly, to ground, and to the drain comprising a first differential output; a common source amplifier having a source, a drain, and a gate, the source being DC coupled to ground, the gate being coupled to the bias circuit and the input node, and the drain comprising a second differential output; and a mixer, coupled to the first and second differential outputs and the differential LO signals, for generating differential intermediate frequency outputs. The balun circuit may also be used with other loads.

Inventors

  • 👤 Paul R. Andrys
  • 👤 Philip H. Thompson

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 05:47
CPC Classifications
H; H03; H03D; H03D9/00; H03D9/06; H03D9/0658; H03D9/0675

Claims Analysis

Total Claims: 29
Claim 1
Independent Claim 215 words
A circuit comprising a double balance differential active ring mixer with a current shared active input balun, the circuit being configured to be coupled to a bias circuit for providing a relatively constant current and a buffer circuit for receiving a signal from a local oscillator (LO) source and generating differential LO signals, the circuit including: (a) an input node for receiving an input signal; (b) the balun circuit including: (1) a common gate amplifier having a source, a drain, and a gate, the source being coupled to the input node, the gate being DC coupled to be bias circuit and AC coupled, directly or indirectly, to ground, and the drain comprising a first output; (2) a common source amplifier having a source, a drain, and a gate, the source being DC coupled to ground, the gate being coupled to the bias circuit and the input node, and the drain comprising a second output; (3) an impedance coupled to the drain of the common source amplifier for compensating any difference in output or voltage gain between the common gate amplifier and the common source amplifier; and (c) the mixer being coupled to the first and second differential outputs and the differential LO signals, such that the mixer is adapted for generating differential intermediate frequency outputs.
Claim 2
Dependent Claim 215 words
A circuit comprising a double balance differential active ring mixer with a current shared active input balun, the circuit being configured to be coupled to a bias circuit for providing a relatively constant current and a buffer circuit for receiving a signal from a local oscillator (LO) source and generating differential LO signals, the circuit including: (a) an input node for receiving an input signal; (b) the balun circuit including: (1) a common gate amplifier having a source, a drain, and a gate, the source being coupled to the input node, the gate being DC coupled to be bias circuit and AC coupled, directly or indirectly, to ground, and the drain comprising a first output; (2) a common source amplifier having a source, a drain, and a gate, the source being DC coupled to ground, the gate being coupled to the bias circuit and the input node, and the drain comprising a second output; (3) an impedance coupled to the drain of the common source amplifier for compensating any difference in output or voltage gain between the common gate amplifier and the common source amplifier; and (c) the mixer being coupled to the first and second differential outputs and the differential LO signals, such that the mixer is adapted for generating differential intermediate frequency outputs.
Claim 3
Dependent Claim 14 words
The circuit of claim 1, wherein the input signal is a radio frequency signal.
Claim 4
Dependent Claim 21 words
The receiver circuit of claim 1, wherein the balun circuit couples to the bias circuit to receive the relatively constant current.
Claim 5
Dependent Claim 31 words
The receiver circuit of clam 1, wherein the balun circuit provides voltage gain to the input signal before the signal is output to the mixer through the first and second outputs.
Claim 6
Dependent Claim 31 words
The receiver circuit of clam 1, wherein the balun circuit provides voltage gain to the input signal before the signal is output to the mixer through the first and second outputs.
Claim 7
Dependent Claim 23 words
The receiver circuit of claim 1, further including an RF bias choke inductor between the source of the common gate amplifier and ground.
Claim 8
Dependent Claim 110 words
The receiver circuit of claim 1, further including: (a) a first shunt capacitor coupled between ground and the amplitude and phase balance compensation resistor; (b) a first series inductor coupled to the first output between the balun circuit and the mixer, for providing a first impedance transformation from the balun to the mixer in order to maximize the voltage gain; (c) a second shunt capacitor coupled to ground and to the second output; and (d) a second series inductor coupled to the second output between the balun circuit and the mixer, for providing a second impedance transformation from the balun to the mixer in order to maximize the voltage gain.
Claim 9
Dependent Claim 22 words
The receiver circuit of claim 1, further including a bypass capacitor coupled between the gate of the common gate amplifier and ground.
Claim 10
Dependent Claim 24 words
The receiver circuit of claim 1, further including a decoupling capacitor coupled between the gate of the common source amplifier and the input node.
Claim 11
Dependent Claim 140 words
An active balun circuit for transforming a radio frequency (RF) signal from an unbalanced signal into a pair of 180 degree part differential signals the circuit including: (a) a common gate amplifier having a source, a drain, and a gate, the source configured to receive an RF signal, the gate configured to be coupled to a bias circuit, and the drain comprising a first output; (b) a common source amplifier having a source, a drain and a gate, the source being coupled to ground, the gate configured to be coupled to the bias circuit and to receive the RF signal, and the drain comprising a second output; and (c) an amplitude and phase balance impedance coupled between the first output and ground for compensating any difference in output impedance and voltage gain between the first output and the second output.
Claim 12
Dependent Claim 140 words
An active balun circuit for transforming a radio frequency (RF) signal from an unbalanced signal into a pair of 180 degree part differential signals the circuit including: (a) a common gate amplifier having a source, a drain, and a gate, the source configured to receive an RF signal, the gate configured to be coupled to a bias circuit, and the drain comprising a first output; (b) a common source amplifier having a source, a drain and a gate, the source being coupled to ground, the gate configured to be coupled to the bias circuit and to receive the RF signal, and the drain comprising a second output; and (c) an amplitude and phase balance impedance coupled between the first output and ground for compensating any difference in output impedance and voltage gain between the first output and the second output.
Claim 13
Dependent Claim 28 words
The active balun circuit of claim 9, wherein the active balun circuit provides the voltage gain to the RF signal before output through the first and second outputs.
Claim 14
Dependent Claim 25 words
The active balun circuit of claim 10, further including an RF bias choke inductor coupled between the source of the common gate amplifier and ground.
Claim 15
Dependent Claim 101 words
The active balun circuit of claim 9, further including: (a) a resistor and a first shunt capacitor coupled in series to ground and to the first output, the resistor and the first shunt capacitor forming the amplitude and phase balance impedance; (b) a first series inductor coupled to the first output, for providing a first output impedance in order to maximize the voltage gain; (c) a second shunt capacitor coupled to ground and to the second output; and (d) a second series inductor coupled to the second output, for providing a second output impedance from the balun to the coupled device.
Claim 16
Dependent Claim 23 words
The active balun circuit of claim 9, further including a bypass capacitor coupled between the gate of the common gate amplifier and ground.
Claim 17
Dependent Claim 25 words
The active balun circuit of claim 9, further including a decoupling capacitor coupled between the gate of the common source amplifier and the input node.
Claim 18
Dependent Claim 87 words
A balun circuit comprising: a first amplifier having a first input, a first output, with a first output impedance, and a first voltage gain; a second amplifier the second amplifier having a second input coupled to the first input, a second output impedance, a second voltage gain, and a second output; and wherein an impedance is coupled to the first output of the first amplifier for amplitude and phase compensation of any difference between the first and second output impedance or the first and second voltage gain.
Claim 19
Dependent Claim 87 words
A balun circuit comprising: a first amplifier having a first input, a first output, with a first output impedance, and a first voltage gain; a second amplifier the second amplifier having a second input coupled to the first input, a second output impedance, a second voltage gain, and a second output; and wherein an impedance is coupled to the first output of the first amplifier for amplitude and phase compensation of any difference between the first and second output impedance or the first and second voltage gain.
Claim 20
Dependent Claim 15 words
The balun circuit of claim 15 wherein the first amplifier is a common gate amplifier.
Claim 21
Dependent Claim 15 words
The balun circuit of claim 15 wherein the second amplifier is a common source amplifier.
Claim 22
Dependent Claim 22 words
The balun circuit of claim 15, further including an RF bias choke inductor between the source of the first amplifier and ground.
Claim 23
Dependent Claim 21 words
The balun circuit of claim 15, further including a bypass capacitor coupled between the gate of the first amplifier and ground.
Claim 24
Dependent Claim 23 words
The receiver circuit of claim 15, further including a decoupling capacitor coupled between the gate of the first amplifier and the first input.
Claim 25
Dependent Claim 42 words
The balun circuit of claim 15, further comprising a second impedance coupled to the second output of the second amplifier for amplitude and phase compensation of any difference between the first and second output impedance or the first and second voltage gain.
Claim 26
Dependent Claim 19 words
The balun circuit of claim 21 wherein the impedance and the second impedance each further comprise an active load.
Claim 27
Dependent Claim 19 words
The balun circuit of claim 21 wherein the impedance and the second impedance each further comprise a resistive load.
Claim 28
Dependent Claim 19 words
The balun circuit of claim 21 wherein the impedance and the second impedance each further comprise an inductive load.
Claim 29
Dependent Claim 17 words
The balun circuit of claim 15 wherein a radio frequency signal is received at the first input.

References Cited (Backward Citations)

US5060298A Cited
US5826182A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2003-05-02 2003-11-01 2004-05-02 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2007-05-02 2007-11-01 2008-05-02 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2011-05-02 2011-11-01 2012-05-02 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag