Patent US6040203A successfully refreshed from Google Patents.
US6040203A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Clock skew minimization and method for integrated circuits
Assignee: GlobalFoundries Inc
•
Filing: 1997-10-20
•
Granted: 2000-03-21
•
Expires: 2017-10-20
Abstract
Abstract A precise and highly controllable clock-distribution network is provided on one active substrate to distribute clock signals with minimal skew to another active substrate by connecting the substrates together face-to-face using flip-chip technology. Since the clock-distribution substrate is sparse, "quiet busses" are provided on the sparse substrate to facilitate the high-speed transfer of data over relatively long distances. Low-power devices (e.g., DRAM) can be provided on one substrate for use by higher-power logic (e.g., a processor) on another substrate with minimal interconnection distance.
Inventors
- 👤 Ferenc Miklos Bozso
- 👤 Philip George Emma
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 12:07
CPC Classifications
H; H10; H10D; H10D89/00; H10D89/10; H10W; H10W72/00; H10W90/00; H10W90/20; H10W90/28; H10W70/00; H10W70/60; H10W70/67; H10W70/68; H10W70/681; H10W70/682; H10W72/01; H10W72/071; H10W72/072; H10W72/07251; H10W72/07252; H10W72/20; H10W72/221; H10W72/227; H10W72/50; H10W72/531; H10W72/536; H10W72/851; H10W72/853; H10W72/859; H10W90/24; H10W90/701; H10W90/721; H10W90/722; H10W90/724; H10W90/751; H10W90/754
Claims Analysis
Total Claims: 18
Claim 1
Independent Claim
109 words
A method for distributing a clock signal to multiple receiving points on a chip in which the skew of said clock signal as received at said receiving points is minimized, said method comprising the steps of: placing I/O pads for said receiving points on a regular grid across the surface of a primary chip, constructing a clock-distribution network on a secondary chip wherein the outputs of said network are I/O pads that are placed on a regular grid across the surface of said secondary chip, said grid on secondary chip being a mirror-image of the grid on the primary chip, bonding said primary chip to said secondary chip surface-to-surface.
Claim 2
Independent Claim
109 words
A method for distributing a clock signal to multiple receiving points on a chip in which the skew of said clock signal as received at said receiving points is minimized, said method comprising the steps of: placing I/O pads for said receiving points on a regular grid across the surface of a primary chip, constructing a clock-distribution network on a secondary chip wherein the outputs of said network are I/O pads that are placed on a regular grid across the surface of said secondary chip, said grid on secondary chip being a mirror-image of the grid on the primary chip, bonding said primary chip to said secondary chip surface-to-surface.
Claim 3
Dependent Claim
48 words
The method of claim 1 further comprising the step of implementing said clock distribution network as a symmetric tree having equal loads and wire-lengths fanning-out in every direction from every fanout point on said secondary chip, and in which said I/O pads are leaf nodes of said tree.
Claim 4
Dependent Claim
19 words
The method of claim 2 further comprising the step of placing a driver circuit at each said leaf node.
Claim 5
Dependent Claim
43 words
The method of claim 3 further comprising the step of providing a controlling means responsive to state inputs for at least one of said driver circuits for delaying said driving circuit by a fixed amount of time as determined by said state inputs.
Claim 6
Dependent Claim
26 words
The method of claim 4 further comprising the step of providing a means for retaining state input information that is used to control said driver circuits.
Claim 7
Dependent Claim
63 words
The method of claim 5 further comprising the steps of measuring the arrival of said clock signals at multiple said receiving points, and changing the state stored in said state-retaining means so as to make said drivers responsive to said changed state by changing their relative delays so as to minimize the skew of said clock signals between the said multiple receiving points.
Claim 8
Independent Claim
54 words
A method for creating a low-noise environment for signal wires on a chip, comprising the steps of running said signal wires across inactive surface regions on the chip, running grounded wires adjacent to said signal wires in the same wiring plane, and running grounded wires adjacent to said signal wires on adjacent wiring planes.
Claim 9
Independent Claim
54 words
A method for creating a low-noise environment for signal wires on a chip, comprising the steps of running said signal wires across inactive surface regions on the chip, running grounded wires adjacent to said signal wires in the same wiring plane, and running grounded wires adjacent to said signal wires on adjacent wiring planes.
Claim 10
Dependent Claim
77 words
The method of claim 7, further comprising: constantly and actively precharging said signal wires to a quiescent value that is intermediate to the logical 0 and 1 levels via a high-impedance circuit that allows small signals to intermittently perturb said quiescent value, intermittently gating small signal values onto the transmitting end of said signal wire to perturb said quiescent value responsive to a data input, and receiving the small-signal at the receiving end of said signal wire.
Claim 11
Dependent Claim
99 words
The method of claim 8, further comprising: providing a primary chip having first and second circuit elements; placing the high-speed signal wires on the secondary chip; bonding said primary chip to said secondary chip surface-to-surface; driving said signals from said first element on said primary chip through said solderballs onto said secondary chip, using said high-speed signal wires on said secondary chip to facilitate the transmission, and at the receiving end of said high-speed signal wires on said secondary chip, driving said signals through said solder balls onto said primary chip to said second element on said primary chip.
Claim 12
Independent Claim
178 words
A method for making a multi-chip system, comprising the steps of making a two chip system by bonding the top surface of a first chip to a top surface of a second chip using flip-chip technology in a manner that connects I/O pads on the top surface of the first chip to I/O pads on the top surface of the second chip while leaving some I/O pads on the surface of the second chip accessible to connections outside of the two-chip system, providing a trench in a third chip large enough to receive said first chip, and bonding the top surface of said second chip to a top surface of said third chip wherein said first chip is inserted into said trench in said third chip, said bonding step using flip-chip technology to connect said accessible I/O pads on the top surface of said second chip to I/O pads on the top surface of said third chip while leaving some I/O pads on the top surface of said third chip accessible to connections outside of the three-chip system.
Claim 13
Independent Claim
178 words
A method for making a multi-chip system, comprising the steps of making a two chip system by bonding the top surface of a first chip to a top surface of a second chip using flip-chip technology in a manner that connects I/O pads on the top surface of the first chip to I/O pads on the top surface of the second chip while leaving some I/O pads on the surface of the second chip accessible to connections outside of the two-chip system, providing a trench in a third chip large enough to receive said first chip, and bonding the top surface of said second chip to a top surface of said third chip wherein said first chip is inserted into said trench in said third chip, said bonding step using flip-chip technology to connect said accessible I/O pads on the top surface of said second chip to I/O pads on the top surface of said third chip while leaving some I/O pads on the top surface of said third chip accessible to connections outside of the three-chip system.
Claim 14
Dependent Claim
44 words
The method of claim 10, further comprising bonding the top surface of the third chip to the top surface of a fourth chip, the fourth chip having a trench for receiving the first and second chips in order to form a four chip system.
Claim 15
Independent Claim
54 words
A method for minimizing the transmission distance between a logic chip and a DRAM chip including the step of bonding said logic chip to said DRAM ship surface-to-surface using flip-chip technology, wherein power consumption of such logic ship is higher than power consumption of said DRAM chip which said logic chip is a microprocessor.
Claim 16
Independent Claim
54 words
A method for minimizing the transmission distance between a logic chip and a DRAM chip including the step of bonding said logic chip to said DRAM ship surface-to-surface using flip-chip technology, wherein power consumption of such logic ship is higher than power consumption of said DRAM chip which said logic chip is a microprocessor.
Claim 17
Independent Claim
83 words
A method for minimizing the transmission distance between a logic chip and a DRAM chip including the step of bonding said logic chip to said DRAM ship surface-to-surface using flip-chip technology, wherein power consumption of such logic ship is higher than power consumption of said DRAM chip wherein said step of bonding includes positioning said logic chip to said DRAM chip so that a maximum distance of travel of any signal from said logic chip to said DRAM chip is two chip pitches.
Claim 18
Independent Claim
83 words
A method for minimizing the transmission distance between a logic chip and a DRAM chip including the step of bonding said logic chip to said DRAM ship surface-to-surface using flip-chip technology, wherein power consumption of such logic ship is higher than power consumption of said DRAM chip wherein said step of bonding includes positioning said logic chip to said DRAM chip so that a maximum distance of travel of any signal from said logic chip to said DRAM chip is two chip pitches.
References Cited (Backward Citations)
JPS59224154A
Cited
JPS6235528A
Cited
JPS62272560A
Cited
US4755704A
Cited
EP0486829A2
Cited
EP0501652A2
Cited
EP0612151A2
Cited
EP0706220A1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2003-03-21 | 2003-09-20 | 2004-03-21 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2007-03-21 | 2007-09-20 | 2008-03-21 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2011-03-21 | 2011-09-20 | 2012-03-21 | $7700.00 | Window Closed / Lapsed |